Patents by Inventor Satoshi Isa
Satoshi Isa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7816768Abstract: A high dielectric loss tangent layer is provided in a dielectric layer between a power-supply plane and a ground plane. The high dielectric loss tangent layer is arranged such that its edge is located between the edge of the power-supply plane and the edge of the ground plane. The edge of the high dielectric loss tangent layer is preferably separated by a predetermined distance or more from the edge of the power-supply plane or the edge of the ground plane which is located on the inner side.Type: GrantFiled: January 15, 2008Date of Patent: October 19, 2010Assignee: Elpida Memory, Inc.Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa
-
Publication number: 20100213611Abstract: A semiconductor device of the invention includes a first wiring layer including a signal wiring line formed therein, and a second wiring layer stacked on the first wiring layer and including a power-supply plane and/or ground plane formed therein, the power-supply plane or the ground plane is not formed at least within a part of the region of the second wiring layer facing the signal wiring line of the first wiring layer.Type: ApplicationFiled: February 18, 2010Publication date: August 26, 2010Applicant: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri
-
Publication number: 20100208443Abstract: A semiconductor device reduces the impedance of a wiring for supplying the circuit excluding a data output circuit with a power source voltage or a ground voltage and of speedup of data signal transmission in the data output circuit. Additional substrates 2a, 2b are on the upper surface of semiconductor chip 1. First additional wiring layer for power source 10d and first additional wiring layer for ground 10s formed on respective additional substrates 2a, 2b form prescribed conductive areas on semiconductor chip 1. First power source wiring 40C1d or first ground wiring 40C1s are interconnected through additional wiring layers 10d and 10s. Second power source wiring 40C2d and second ground wiring 40C2s, which is extended in the same direction as with DQ system signal wiring 40CDQ, forms a feedback current path. Second power source wiring 40C2d and second ground wiring 40C2s are disposed adjacent to DQ system signal wiring 40CDQ.Type: ApplicationFiled: February 18, 2010Publication date: August 19, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Satoshi ITAYA, Satoshi ISA, Mitsuaki KATAGIRI, Dai SASAKI
-
Patent number: 7777350Abstract: A semiconductor stack package includes a first printed wiring board; a plurality of semiconductor chips stacked on the first printed wiring board, wherein among the semiconductor chips, the uppermost semiconductor chip has an electrode pad for providing power supply, a ground pad for providing grounding, and a signal pad for signal transmission in a center area on the upper surface of the chip; connection lands formed on the first printed wiring board on the outside of the stacked semiconductor chips; a wiring extension part which is formed on the uppermost semiconductor chip, and has wiring circuits extending from the center to the periphery thereof, wherein at least one of the electrode pad and the ground pad is electrically connected to one end of one of the wiring circuits; and a wire for connecting the other end of the relevant wiring circuit of the wiring extension part and one of the connection lands on the first printed wiring board.Type: GrantFiled: July 29, 2008Date of Patent: August 17, 2010Assignee: Elpida Memory, Inc.Inventors: Dai Sasaki, Mitsuaki Katagiri, Satoshi Isa
-
Publication number: 20100193933Abstract: In a semiconductor device of the present invention, a second semiconductor chip is stacked on a first semiconductor chip having a plurality of bonding pads in its central region, with a bonding layer interposed therebetween. A plurality of wires respectively connected to the plurality of bonding pads of the first semiconductor chip are led out to the outside over a peripheral edge of the first semiconductor chip by passing through a space between the first and second semiconductor chips. A retaining member for retaining at least a subset of the plurality of wires is provided in a region on the first semiconductor chip including a middle point between the bonding pads and the peripheral edge of the first semiconductor chip by using a material different from the bonding layer so that the subset of the wires is positioned generally at a center of the spacing between the first semiconductor chip and the second semiconductor chip.Type: ApplicationFiled: January 14, 2010Publication date: August 5, 2010Inventors: Yu HASEGAWA, Mitsuaki KATAGIRI, Satoshi ISA, Ken IWAKURA, Dai SASAKI
-
Publication number: 20100193929Abstract: A semiconductor device includes a package board, first connectors, and a first multi-layered structure. The package board has first and second regions. The first connectors are in the first region. The first multi-layered structure includes a first semiconductor chip, a wiring board, and second to fifth connectors. The first semiconductor chip has first and second surfaces. The first surface covers the second region. The wiring board has third and fourth surfaces. The third surface is fixed to the second surface. The second to fourth connectors are in the center regions of the second to fourth surfaces, respectively. The fifth connectors are aligned along opposing two sides of the fourth surface. The second connectors electrically connect to the third connectors. The third connectors electrically connect to the fourth and fifth connectors. The first connectors electrically connect to the fourth and fifth connectors.Type: ApplicationFiled: January 13, 2010Publication date: August 5, 2010Inventors: Ken IWAKURA, Mitsuaki Katagiri, Satoshi Isa, Dai Sasaki
-
Publication number: 20100188878Abstract: A semiconductor device includes a first pad that supplies power to sense amplifiers, a second pad that supplies power to a first circuit connected to the sense amplifiers, a third pad that receives a signal input or outputs a signal at a frequency equal to or higher than a first frequency, and a fourth pad that receives a signal input or outputs a signal at a second frequency lower than the first frequency. The first pad is arranged between and adjacent to the second pads respectively, or arranged between and adjacent to the second and fourth pads respectively. Additionally, the first pad is arranged between the third pads, which are respectively arranged on both sides of the first pad, to be adjacent to the second pad so as to hold the second pad or to be adjacent to the fourth pad so as to hold the fourth pad.Type: ApplicationFiled: January 25, 2010Publication date: July 29, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Hiromasa TAKEDA, Kyoichi NAGATA, Satoshi ISA, Mitsuaki KATAGIRI
-
Publication number: 20100095257Abstract: An electromagnetic field analysis of a semiconductor package with a semiconductor chip mounted thereon can be performed simply with a high accuracy. First modeling and second modeling of the semiconductor package with the semiconductor chip mounted thereon are carried out, thereby performing first and second electromagnetic field analyses. Results of the first and second electromagnetic field analyses are synthesized to determine electrical characteristics of the semiconductor package. Specifically, an inductance analysis is performed with the entire semiconductor chip regarded as a dielectric, thereby determining an inductance component of an equivalent circuit. A capacitance analysis is performed with the semiconductor chip regarded as a dielectric having a metal thin film on its surface, thereby determining a capacitance component of an equivalent circuit. Results of the inductance analysis and the capacitance analysis are synthesized to determine an equivalent circuit.Type: ApplicationFiled: October 7, 2009Publication date: April 15, 2010Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa
-
Patent number: 7694245Abstract: A method for designing a semiconductor package is disclosed, wherein the semiconductor package comprises a semiconductor chip and an adjustment target. A first target variable is calculated in consideration of a first transition state where an output level of the semiconductor chip changes from a low level to a high level. A second target variable is calculated in consideration of a second transition state where an output level of the semiconductor chip changes from the high level to the low level. Inferior one of the first and the second target variables is selected as a main target variable. The main target variable and a predetermined constraint represented in frequency domain are compared to decide design guidelines for the adjustment target.Type: GrantFiled: February 27, 2007Date of Patent: April 6, 2010Assignee: Elpida MemoryInventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Yoji Nishio, Satoshi Isa, Satoshi Itaya
-
Patent number: 7689944Abstract: A method for designing a semiconductor apparatus comprising a semiconductor package in consideration of power integrity for a semiconductor chip included in the semiconductor package is disclosed. A target variable for an adjustment target is calculated on the basis of target information about the adjustment target, wherein the target variable is represented in frequency domain, and the adjustment target includes a part of the semiconductor package. The target variable is compared with a predetermined constraint, which is represented in frequency domain, to identify a problematic section, wherein the problematic section corresponds to a frequency region at which the target variable exceeds the predetermined constraint. Design guidelines are decided to solve the identified problematic section.Type: GrantFiled: August 29, 2006Date of Patent: March 30, 2010Assignee: Elpida Memory, Inc.Inventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Satoshi Isa, Yoji Nishio, Seiji Funaba, Yukitoshi Hirose
-
Patent number: 7681154Abstract: A method for designing a device that comprises a first semiconductor chip, a second semiconductor chip and an adjustment target is disclosed. The first semiconductor chip comprises an input pad, a first power supply pad and a first ground pad. The second semiconductor chip comprises an output pad coupled to the input pad. The adjustment target is connected to the first and the second semiconductor chips. A main target variable is calculated from an input circuit chip model, an output circuit chip model of the second semiconductor chip in frequency domain and a target impedance model of the adjustment target in frequency domain. The input circuit chip model is created by representing the first semiconductor chip in frequency domain in consideration of a first capacitor model between the input pad and the first power supply pad, a second capacitor model between the input pad and the first ground pad, and a chip internal capacitor model between the first power supply pad and the first ground pad.Type: GrantFiled: September 13, 2007Date of Patent: March 16, 2010Assignees: Elpida Memory, Inc., Hitachi, Ltd.Inventors: Mitsuaki Katagiri, Satoshi Nakamura, Takashi Suga, Hiroya Shimizu, Satoshi Isa, Satoshi Itaya, Yukitoshi Hirose
-
Patent number: 7667317Abstract: A semiconductor package comprises a substrate, which has two surfaces and comprises first and second electrical paths. On one of the surfaces, a semiconductor chip is mounted. The semiconductor chip comprises a plurality of pads, which include a first pad to be supplied with a power supply and a second pad to be grounded. On the other surface, at least one bypass capacitor is mounted. The bypass capacitor comprises first and second terminals, which are connected to the first and the second pads through the first and the second electrical paths, respectively.Type: GrantFiled: May 25, 2007Date of Patent: February 23, 2010Assignee: Elpida Memory, Inc.Inventors: Fumiyuki Osanai, Atsushi Hiraishi, Toshio Sugano, Tsuyoshi Tomoyama, Satoshi Isa, Masahiro Yamaguchi, Masanori Shibamoto
-
Patent number: 7642635Abstract: A stacked semiconductor package comprises two semiconductor chips (11, 12) each of which has a mounting surface provided with a plurality of chip pins arranged in a predetermined pattern. The semiconductor chips are mounted on opposite surfaces of a substrate (13) so that the mounting surfaces are faced to each other through the substrate. The substrate is provided with a plurality of package pins formed in an area other than a chip mounting area and arranged in a pattern identical to the predetermined pattern. A pair of the corresponding chip pins of the semiconductor chips are connected to a via formed at an intermediate position therebetween by the use of branch wires equal in length to each other. The via is connected by a common wire to the package pin corresponding to the chip pins connected to the via.Type: GrantFiled: September 12, 2006Date of Patent: January 5, 2010Assignee: Elpida Memory, Inc.Inventors: Wataru Kikuchi, Toshio Sugano, Satoshi Isa
-
Publication number: 20090250801Abstract: A semiconductor device in which a plurality of semiconductor elements are stacked, yet realizing high speed operation of the semiconductor elements. The semiconductor device is provided with semiconductor packages, and a spacer. The semiconductor packages are stacked, with the spacer interposed therebetween. The semiconductor packages have, respectively, package boards, and semiconductor elements mounted on the package boards. The spacer has a plurality of conductive vias and a capacitor element. The semiconductor packages are electrically connected through the conductive vias. The capacitor element is electrically connected, among the conductive vias, to a conductive via that electrically connects the semiconductor element and power supply, and a conductive via that electrically connects the semiconductor element and ground.Type: ApplicationFiled: March 31, 2009Publication date: October 8, 2009Applicant: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri, Dai Sasaki
-
Patent number: 7569428Abstract: Disclosed is a method for manufacturing a method for manufacturing a semiconductor device which comprises a substrate, a semiconductor chip and a plurality of terminals. The method comprises preparing the substrate comprising an insulator which is formed with a plurality of signal lines, a plurality of power lines related to the plurality of signal lines and a plurality of ground lines related to the plurality of signal lines on the insulator in accordance with a predetermined layout. Each of the plurality of line groups comprises one of the power lines, one of the ground lines and one of the signal lines arranged between the one of the power lines and the one of the ground lines. Each of the plurality of line groups shares any one of the power line and the ground line with a neighboring line group of the plurality of line groups.Type: GrantFiled: September 25, 2006Date of Patent: August 4, 2009Assignee: Elpida Memory, Inc.Inventors: Satoshi Isa, Satoshi Itaya, Mitsuaki Katagiri, Fumiyuki Osanai, Hiroki Fujisawa
-
Publication number: 20090140409Abstract: A semiconductor device includes a substrate having bumps on the backside thereof, a first semiconductor chip mounted on the surface of the substrate, a second semiconductor chip mounted on the first semiconductor chip above the surface of the substrate, a first bonding wire having a length L1 for connecting the first semiconductor chip to the substrate, a second bonding wire having a length L2 (where L2>L1) for connecting the second semiconductor chip to the substrate, a first resin seal having a dielectric constant ?1 for sealing the first bonding wire, and a second resin seal having a dielectric constant ?2 (where ?2<?1) for sealing the second bonding wire. The relationship between the lengths L1 and L2 and the dielectric constants ?1 and ?2 is defined by an equation of ?1=?2(L2/L1)2.Type: ApplicationFiled: December 3, 2008Publication date: June 4, 2009Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa, Dai Sasaki
-
Patent number: 7538431Abstract: A semiconductor device is disclosed including a data family pad layout wherein an effort is made to contrive layouts of a power lead wire and a ground lead wire to minimize effective inductance in priority to a length of a lead wire between a pad and a solder ball land of a semiconductor chip. Pad layouts are arrayed in two rows and one unit of the pad layout is configured such that a data power source and ground are adjacent to each other or one data is inserted between the data power source and the ground. Such configurations decrease mutual inductance between the data power sources and increase mutual inductance between the data power source and the ground causing reduction in effective inductance between the data power source and the ground with the resultant minimization of power and ground noises.Type: GrantFiled: May 23, 2008Date of Patent: May 26, 2009Assignee: Elpida Memory, Inc.Inventors: Satoshi Isa, Mitsuaki Katagiri, Fumiyuki Osanai
-
Publication number: 20090032973Abstract: A semiconductor stack package includes a first printed wiring board; a plurality of semiconductor chips stacked on the first printed wiring board, wherein among the semiconductor chips, the uppermost semiconductor chip has an electrode pad for providing power supply, a ground pad for providing grounding, and a signal pad for signal transmission in a center area on the upper surface of the chip; connection lands formed on the first printed wiring board on the outside of the stacked semiconductor chips; a wiring extension part which is formed on the uppermost semiconductor chip, and has wiring circuits extending from the center to the periphery thereof, wherein at least one of the electrode pad and the ground pad is electrically connected to one end of one of the wiring circuits; and a wire for connecting the other end of the relevant wiring circuit of the wiring extension part and one of the connection lands on the first printed wiring board.Type: ApplicationFiled: July 29, 2008Publication date: February 5, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Dai Sasaki, Mitsuaki Katagiri, Satoshi Isa
-
Publication number: 20080224311Abstract: A semiconductor device is disclosed including a data family pad layout wherein an effort is made to contrive layouts of a power lead wire and a ground lead wire to minimize effective inductance in priority to a length of a lead wire between a pad and a solder ball land of a semiconductor chip. Pad layouts are arrayed in two rows and one unit of the pad layout is configured such that a data power source and ground are adjacent to each other or one data is inserted between the data power source and the ground. Such configurations decrease mutual inductance between the data power sources and increase mutual inductance between the data power source and the ground causing reduction in effective inductance between the data power source and the ground with the resultant minimization of power and ground noises.Type: ApplicationFiled: May 23, 2008Publication date: September 18, 2008Applicant: ELPIDA MEMORY, INC.Inventors: Satoshi ISA, Mitsuaki KATAGIRI, Fumiyuki OSANAI
-
Publication number: 20080173987Abstract: A high dielectric loss tangent layer is provided in a dielectric layer between a power-supply plane and a ground plane. The high dielectric loss tangent layer is arranged such that its edge is located between the edge of the power-supply plane and the edge of the ground plane. The edge of the high dielectric loss tangent layer is preferably separated by a predetermined distance or more from the edge of the power-supply plane or the edge of the ground plane which is located on the inner side.Type: ApplicationFiled: January 15, 2008Publication date: July 24, 2008Applicant: ELPIDA MEMORY, INC.Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa