Patents by Inventor Shih-Wei Wang
Shih-Wei Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10330723Abstract: An operation voltage testing circuit includes a voltage generating circuit, a current-to-voltage conversion circuit, and a processing circuit. The voltage generating circuit is configured to generate a first voltage signal according to a first current signal, such that a photoelectric conversion unit generates a second current signal corresponding to the first voltage signal. The current-to-voltage conversion circuit is configured to generate a second voltage signal corresponding to the second current signal. The processing circuit is configured to receive the second voltage signal and to selectively adjust and output the first current signal according to the second voltage signal and a threshold value, such that the voltage generating circuit selectively adjusts the first voltage signal according to the first current signal.Type: GrantFiled: October 31, 2016Date of Patent: June 25, 2019Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Wei Wang
-
Publication number: 20190131421Abstract: Structures and formation methods of a semiconductor device structure are provided. The method includes forming a fin structure over a substrate. The method also includes forming a gate structure over the fin structure. The method further includes forming fin spacers over sidewalls of the fin structure and gate spacers over sidewalls of the gate structure. In addition, the method includes forming a source/drain structure over the fin structure and depositing a dummy material layer to cover the source/drain structure. The dummy material layer is removed faster than the gate spacers during the removal of the dummy material layer. The method further includes forming a salicide layer over the source/drain structure and the fin spacers, and forming a contact over the salicide layer. The dummy material layer includes Ge, amorphous silicon or spin-on carbon.Type: ApplicationFiled: October 30, 2017Publication date: May 2, 2019Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsiang-Ku SHEN, Jin-Mu YIN, Tsung-Chieh HSIAO, Chia-Lin CHUANG, Li-Zhen YU, Dian-Hau CHEN, Shih-Wei WANG, De-Wei YU, Chien-Hao CHEN, Bo-Cyuan LU, Jr-Hung LI, Chi-On CHUI, Min-Hsiu HUNG, Huang-Yi HUANG, Chun-Cheng CHOU, Ying-Liang CHUANG, Yen-Chun HUANG, Chih-Tang PENG, Cheng-Po CHAU, Yen-Ming CHEN
-
Publication number: 20190101963Abstract: A lifting mechanism is adapted to bear an expansion unit, and the expansion unit contacts or is separated from a heat dissipating module. The lifting mechanism includes an outer casing base and a bearing base. The bearing base is disposed on the outer casing base liftably along a first axis. The expansion unit is disposed on the bearing base. When the bearing base is located at an original position relative to the outer casing base, the expansion unit on the bearing base is separated from the heat dissipating module. When the bearing base is lifted relative to the outer casing base along the first axis to a lifting position, the expansion unit on the bearing base contacts the heat dissipating module. An electronic device having the lifting mechanism is further provided.Type: ApplicationFiled: May 23, 2018Publication date: April 4, 2019Applicant: COMPAL ELECTRONICS, INC.Inventors: Yen-Chia Chang, Shih-Wei Wang
-
Publication number: 20180353467Abstract: A method of treating a subject suffering from an angiogenesis-related disease, which is implemented by administering to the subject a pharmaceutical composition comprising a compound of formula I derived from Mitella formosana to inhibit the angiogenic function of endothelial progenitor cells.Type: ApplicationFiled: February 27, 2018Publication date: December 13, 2018Applicant: KAOHSIUNG MEDICAL UNIVERSITYInventors: Hsun-Shuo Chang, Ih-Sheng Chen, Chien-Jou Peng, Shih-Wei Wang, Chih-Hsin Tang
-
Publication number: 20180350676Abstract: A semiconductor device and a method for fabricating the semiconductor device are provided. In the method for fabricating the semiconductor device, at first, a FinFET (Field-Effect Transistor) device is provided. Then, spacers and various mask layers are formed on gate structures of the FinFET device to provide a self-alignment structure. Thereafter, source/drain contacts and gate contacts are formed in the self-alignment structure to enable the source/drain contacts to be electrically connected to the source/drain structures of the FinFET device, and enable the gate contacts to be electrically connected to the gate structures. Therefore, self-alignment is achieved.Type: ApplicationFiled: August 10, 2018Publication date: December 6, 2018Inventor: Shih-Wei WANG
-
Publication number: 20180286959Abstract: A FinFET device includes a fin structure, a gate structure, a gate helmet, a pair of spacers and a contact structure. The fin structure protrudes from a semiconductor substrate. The gate structure crosses over the fin structure. The gate helmet includes a base and a pair of fringes. The base is disposed on a top surface of the gate structure. The pair of fringes is extended upwards from opposite sides of the base. The pair of spacers is positioned on the pair of the fringes. The contact structure is disposed between the pair of the fringes and between the pair of the spacers.Type: ApplicationFiled: September 27, 2017Publication date: October 4, 2018Inventor: Shih-Wei WANG
-
Patent number: 10074731Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a target layer over a substrate and forming a seed layer over the target layer. The method includes forming a hard mask layer over the seed layer, and the hard mask layer includes an opening to expose a portion of the seed layer. The method includes forming a conductive layer in the opening, and the conductive layer is selectively formed on the portion of the seed layer. The method includes etching a portion of the target layer by using the conductive layer as a mask.Type: GrantFiled: March 7, 2016Date of Patent: September 11, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Shih-Wei Wang, Chia-Hao Chang, Wen-Cheng Luo
-
Patent number: 10067521Abstract: A low dropout regulator includes a PMOS power transistor, a feedback network, an error amplifier and an active enhanced PSRR unit. The PMOS power transistor has a first end coupled to an input voltage, and a second end coupled to a load and the feedback network. The error amplifier receives a feedback signal generated from the feedback network, compares the feedback signal with a reference voltage to generate a difference value, and amplifies the difference value to generate an error signal. The active enhanced PSRR unit has one end coupled to the first end, and another end coupled to a control end of the PMOS power transistor and the error amplifier, detects an input voltage of the first end, and correspondingly adjusts a voltage of the control end to stabilize a voltage between the control end and the first end according to a variation of the input voltage.Type: GrantFiled: November 7, 2016Date of Patent: September 4, 2018Assignee: Realtek Semiconductor Corp.Inventors: Shih-Wei Wang, Chih-Chien Chang, Hsiang-An Yang
-
Patent number: 10049930Abstract: A semiconductor device and a method for fabricating the semiconductor device are provided. In the method for fabricating the semiconductor device, at first, a FinFET (Field-Effect Transistor) device is provided. Then, spacers and various mask layers are formed on gate structures of the FinFET device to provide a self-alignment structure. Thereafter, source/drain contacts and gate contacts are formed in the self-alignment structure to enable the source/drain contacts to be electrically connected to the source/drain structures of the FinFET device, and enable the gate contacts to be electrically connected to the gate structures. Therefore, self-alignment is achieved.Type: GrantFiled: May 3, 2017Date of Patent: August 14, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Shih-Wei Wang
-
Publication number: 20180205359Abstract: An impedance matching circuit includes a variable impedance circuit, a reference voltage generating circuit and a control circuit. The variable impedance circuit is configured for coupling to a load having an impedance and has a variable impedance; the reference voltage generating circuit coupled to the variable impedance circuit is configured to receive an input voltage of the variable impedance circuit to generate a reference voltage; and the control circuit coupled to the variable impedance circuit and configured to generate a control signal according to the reference voltage and an output voltage of the variable impedance circuit to control the variable impedance to make the variable impedance match the impedance of the load.Type: ApplicationFiled: January 12, 2018Publication date: July 19, 2018Inventor: Shih-Wei Wang
-
Publication number: 20180173297Abstract: A power supply system and a power supply method are provided. The power supply system includes a target device, a power supplier module and a control circuit. The control circuit is coupled to the target device and the power supplier module. The control circuit transmits a power provided by the power supplier module to the target device and disables a sub-target device of the target device if the power supplier module does not meet a default condition. The control circuit transmits the power provided by the power supplier module to the target device and enables the sub-target device if the power supplier module meets the default condition.Type: ApplicationFiled: July 13, 2017Publication date: June 21, 2018Applicant: Acer IncorporatedInventors: Shih-Wei Wang, Chun-Chih Kuo, Meng-Chieh Tsai
-
Publication number: 20180151431Abstract: A semiconductor device and a method for fabricating the semiconductor device are provided. In the method for fabricating the semiconductor device, at first, a FinFET (Field-Effect Transistor) device is provided. Then, spacers and various mask layers are formed on gate structures of the FinFET device to provide a self-alignment structure. Thereafter, source/drain contacts and gate contacts are formed in the self-alignment structure to enable the source/drain contacts to be electrically connected to the source/drain structures of the FinFET device, and enable the gate contacts to be electrically connected to the gate structures. Therefore, self-alignment is achieved.Type: ApplicationFiled: May 3, 2017Publication date: May 31, 2018Inventor: Shih-Wei WANG
-
Patent number: 9882069Abstract: A biasing voltage generating circuit for generating a required reverse biasing voltage of an avalanche photodiode (APD) includes: a boost power converter configured to operably convert an input voltage into a higher output voltage according to a feedback signal and a reference signal, and to apply the output voltage to be a reverse biasing voltage of the APD; a reference signal generating circuit configured to operably generate the reference signal; and a control circuit. The control circuit includes: a signal sensing circuit configured to operably generate a sensed signal corresponding to an output current of the APD; an analog-to-digital converter (ADC) configured to operably convert the sensed signal into a digital signal; and a processing circuit configured to operably adjust the feedback signal or the reference signal according to the digital signal to thereby control the boost power converter to adjust the output voltage.Type: GrantFiled: October 1, 2015Date of Patent: January 30, 2018Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Shih-Wei Wang
-
Patent number: 9879970Abstract: A method for estimating cable length in an Ethernet system and a receiver thereof are applicable to an Ethernet system. The method for estimating cable length includes obtaining a channel tap from channel information of a feedback equalizer in the Ethernet system and estimating a cable length according to the channel tap, a first coefficient and a constant.Type: GrantFiled: July 9, 2014Date of Patent: January 30, 2018Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Shih-Wei Wang, Liang-Wei Huang, Ching-Yao Su, Sheng-Fu Chuang
-
Patent number: 9872882Abstract: The invention relates to a use of an aurantiamide dipepetide derivative in the treatment or prevention of angiogenesis-related diseases. Accordingly, aurantiamide dipeptide derivatives can be used as angiogenesis inhibitor, whereby preventing or treating invasive and metastatic cancer and ocular neovascularization (particularly macular degeneration such as pathological neovascularization of age-related macular degeneration (AMD)).Type: GrantFiled: December 28, 2015Date of Patent: January 23, 2018Assignees: MACKAY MEDICAL COLLEGE, MACKAY MEDICAL FOUNDATION THE PRESBYTERIAN CHURCH IN TAIWAN MACKAY MEMORIAL HOSPITAL, CHANG GUNG UNIVERSITYInventors: Hung-I Yeh, Shih-Wei Wang, Ching-Hu Chung, Pei-Wen Hsieh
-
Publication number: 20180003763Abstract: An operation voltage testing circuit includes a voltage generating circuit, a current-to-voltage conversion circuit, and a processing circuit. The voltage generating circuit is configured to generate a first voltage signal according to a first current signal, such that a photoelectric conversion unit generates a second current signal corresponding to the first voltage signal. The current-to-voltage conversion circuit is configured to generate a second voltage signal corresponding to the second current signal. The processing circuit is configured to receive the second voltage signal and to selectively adjust and output the first current signal according to the second voltage signal and a threshold value, such that the voltage generating circuit selectively adjusts the first voltage signal according to the first current signal.Type: ApplicationFiled: October 31, 2016Publication date: January 4, 2018Inventor: Shih-Wei WANG
-
Patent number: 9800290Abstract: A channel detection method for an echo canceller of a communication device is provided. The method includes the following steps. A first detection signal is transmitted to an end of a channel coupled to the communication device. A plurality of taps corresponding to a reflected signal of the first detection signal are received by an echo canceller at the end of the channel. The taps corresponding to the reflected signal are compared with a reference value corresponding to each of the taps so as to determine whether each of the taps is larger than or equal to the corresponding reference value. When the tap is determined to be larger than or equal to the reference value corresponding to the tap, the tap and a position of the tap are recorded.Type: GrantFiled: January 25, 2016Date of Patent: October 24, 2017Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Shih-Wei Wang, Liang-Wei Huang, Ching-Yao Su, Sheng-Fu Chuang
-
Publication number: 20170293313Abstract: A low dropout regulator includes a PMOS power transistor, a feedback network, an error amplifier and an active enhanced PSRR unit. The PMOS power transistor has a first end coupled to an input voltage, and a second end coupled to a load and the feedback network. The error amplifier receives a feedback signal generated from the feedback network, compares the feedback signal with a reference voltage to generate a difference value, and amplifies the difference value to generate an error signal. The active enhanced PSRR unit has one end coupled to the first end, and another end coupled to a control end of the PMOS power transistor and the error amplifier, detects an input voltage of the first end, and correspondingly adjusts a voltage of the control end to stabilize a voltage between the control end and the first end according to a variation of the input voltage.Type: ApplicationFiled: November 7, 2016Publication date: October 12, 2017Inventors: SHIH-WEI WANG, CHIH-CHIEN CHANG, HSIANG-AN YANG
-
Publication number: 20170262006Abstract: A regulator includes a driving circuit, an amplifying circuit and an overvoltage protection circuit. The driving circuit is configured to receive an input voltage and provide an output voltage through an output terminal. The amplifying circuit is configured to control the driving circuit according to the output voltage. The overvoltage protection circuit is configured to conduct a first current from the output terminal of the overprotection circuit to a ground terminal. When the overvoltage protection circuit detects that a voltage level of a node coupled to the driving circuit is increased, the overvoltage protection circuit conducts a second current from the output terminal of the overprotection circuit to the ground terminal to lower the output voltage, in which the second current is larger than the first current.Type: ApplicationFiled: May 31, 2016Publication date: September 14, 2017Inventors: Shih-Wei WANG, Cheng-Cheng YEN, Chih-Chien CHANG
-
Patent number: 9760105Abstract: A regulator includes a driving circuit, an amplifying circuit and an overvoltage protection circuit. The driving circuit is configured to receive an input voltage and provide an output voltage through an output terminal. The amplifying circuit is configured to control the driving circuit according to the output voltage. The overvoltage protection circuit is configured to conduct a first current from the output terminal of the overprotection circuit to a ground terminal. When the overvoltage protection circuit detects that a voltage level of a node coupled to the driving circuit is increased, the overvoltage protection circuit conducts a second current from the output terminal of the overprotection circuit to the ground terminal to lower the output voltage, in which the second current is larger than the first current.Type: GrantFiled: May 31, 2016Date of Patent: September 12, 2017Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shih-Wei Wang, Cheng-Cheng Yen, Chih-Chien Chang