Patents by Inventor Toshiyuki Kouchi
Toshiyuki Kouchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170337976Abstract: A semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed in the vicinity of the input/output circuit than the first FIFO.Type: ApplicationFiled: August 7, 2017Publication date: November 23, 2017Applicant: TOSHIBA MEMORY CORPORATIONInventors: Shinya OKUNO, Shigeki Nagasaka, Toshiyuki Kouchi
-
Patent number: 9805811Abstract: According to one embodiment, a semiconductor memory device includes a plurality of stacked first chips and a second chip. The second chip outputs a first signal to the first chips. The first chip outputs status information at timing based on the received first signal. The first chip shifts the received first signal and outputs the shifted first signal to the first chip of a next stage in synchronization with the first clock signal. The second chip receives a plurality of status information output in a serial manner from the first chips.Type: GrantFiled: August 24, 2015Date of Patent: October 31, 2017Inventors: Hiroaki Nakano, Mami Kakoi, Shigeki Nagasaka, Toshiyuki Kouchi, Itaru Yamaguchi
-
Publication number: 20170309598Abstract: According to one embodiment, M (M represents an integer of 2 or larger) semiconductor chips and through electrodes for N (N represents an integer of 2 or larger) channels are provided. The M semiconductor chips are stacked in sequence. The through electrodes are embedded in the semiconductor chips to connect electrically the semiconductor chips in the direction of stacking. The connection destination of the through electrodes are exchanged between one or more upper and lower layers of the semiconductor chips.Type: ApplicationFiled: September 17, 2014Publication date: October 26, 2017Applicant: TOSHIBA MEMORY CORPORATIONInventors: Toshiyuki KOUCHI, Masaru KOYANAGI
-
Patent number: 9754676Abstract: A semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed in the vicinity of the input/output circuit than the first FIFO.Type: GrantFiled: December 20, 2016Date of Patent: September 5, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shinya Okuno, Shigeki Nagasaka, Toshiyuki Kouchi
-
Patent number: 9627340Abstract: According to one embodiment, a semiconductor device includes a first semiconductor chip and a second semiconductor chip. The first semiconductor chip outputs a first signal by a first bus width and includes a first via which transfers the first signal. The second semiconductor chip receives, by the first bus width, the first signal transferred through the first via.Type: GrantFiled: September 8, 2015Date of Patent: April 18, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Toshiyuki Kouchi
-
Publication number: 20170103816Abstract: According to one embodiment, a semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed in the vicinity of the input/output circuit than the first FIFO.Type: ApplicationFiled: December 20, 2016Publication date: April 13, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinya OKUNO, Shigeki NAGASAKA, Toshiyuki KOUCHI
-
Patent number: 9558840Abstract: A semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed closer to the input/output circuit than the first FIFO.Type: GrantFiled: September 3, 2015Date of Patent: January 31, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Okuno, Shigeki Nagasaka, Toshiyuki Kouchi
-
Publication number: 20160351502Abstract: According to one embodiment, a semiconductor device includes a first semiconductor chip and a second semiconductor chip. The first semiconductor chip outputs a first signal by a first bus width and includes a first via which transfers the first signal. The second semiconductor chip receives, by the first bus width, the first signal transferred through the first via.Type: ApplicationFiled: September 8, 2015Publication date: December 1, 2016Applicant: Kabushiki Kaisha ToshibaInventor: Toshiyuki KOUCHI
-
Publication number: 20160351269Abstract: A semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed closer to the input/output circuit than the first FIFO.Type: ApplicationFiled: September 3, 2015Publication date: December 1, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Shinya OKUNO, Shigeki Nagasaka, Toshiyuki Kouchi
-
Publication number: 20160322112Abstract: According to one embodiment, a semiconductor memory device includes a plurality of stacked first chips and a second chip. The second chip outputs a first signal to the first chips. The first chip outputs status information at timing based on the received first signal. The first chip shifts the received first signal and outputs the shifted first signal to the first chip of a next stage in synchronization with the first clock signal. The second chip receives a plurality of status information output in a serial manner from the first chips.Type: ApplicationFiled: August 24, 2015Publication date: November 3, 2016Applicants: Kabushiki Kaisha Toshiba, TOSHIBA INFORMATION SYSTEMS (JAPAN) CORPORATIONInventors: Hiroaki NAKANO, Mami KAKOI, Shigeki NAGASAKA, Toshiyuki KOUCHI, Itaru YAMAGUCHI
-
Publication number: 20160259352Abstract: A semiconductor device of one embodiment includes semiconductor chips. While the semiconductor device is receiving a power supply and a chip enable signal which is negated, all external terminals of the semiconductor chips are at the same logic level.Type: ApplicationFiled: August 24, 2015Publication date: September 8, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Toshiyuki KOUCHI
-
Patent number: 8933739Abstract: According to one embodiment, a semiconductor integrated circuit includes a clock signal transmission path configured to transmit a clock signal and a data transmission path configured to transmit data. The clock signal transmission path has a first and a second clock signal transmission line configured to transmit a clock signal and a complementary clock signal. The data transmission path has a first and a second data transmission line configured to transmit data and complementary data. Each transmission path has an amplifier circuit of each signal and a level adjustment circuit for reducing amplitude of output from the amplifier circuit.Type: GrantFiled: September 9, 2013Date of Patent: January 13, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kouchi, Masahiro Yoshihara
-
Publication number: 20150008969Abstract: According to one embodiment, a semiconductor integrated circuit includes a clock signal transmission path configured to transmit a clock signal and a data transmission path configured to transmit data. The clock signal transmission path has a first and a second clock signal transmission line configured to transmit a clock signal and a complementary clock signal. The data transmission path has a first and a second data transmission line configured to transmit data and complementary data. Each transmission path has an amplifier circuit of each signal and a level adjustment circuit for reducing amplitude of output from the amplifier circuit.Type: ApplicationFiled: September 9, 2013Publication date: January 8, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Toshiyuki KOUCHI, Masahiro Yoshihara
-
Patent number: 8159852Abstract: A semiconductor memory device includes first and second driving transistors; first and second load transistors; and first and second transmission transistors. Their respective drain diffusion layers of the transistors are isolated from one another. The semiconductor memory device also includes a bit cell in which the first and second driving transistors, the first and second load transistors, and the first and second transmission transistors are arranged; a first wiring for connecting their respective drains of the first driving transistor, the first load transistor, and the first transmission transistor; and a second wiring for connecting their respective drains of the second driving transistor, the second load transistor, and the second transmission transistor.Type: GrantFiled: March 5, 2009Date of Patent: April 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kouchi, Yutaka Tanaka
-
Publication number: 20120069684Abstract: According to one embodiment, a semiconductor integrated circuit includes a memory cell array includes data storage units which are arranged at intersections of word lines and bit lines and hold data, a reversing circuit which logically reverses held data stored in the data storage units, and a flag bit column which stores, for each row, a flag for identifying presence/absence of logic reversal of data stored in the data storage units.Type: ApplicationFiled: March 22, 2011Publication date: March 22, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiaki Douzaka, Toshiyuki Kouchi, Atsushi Nakayama
-
Publication number: 20090268499Abstract: A semiconductor memory device includes first and second driving transistors; first and second load transistors; and first and second transmission transistors. Their respective drain diffusion layers of the transistors are isolated from one another. The semiconductor memory device also includes a bit cell in which the first and second driving transistors, the first and second load transistors, and the first and second transmission transistors are arranged; a first wiring for connecting their respective drains of the first driving transistor, the first load transistor, and the first transmission transistor; and a second wiring for connecting their respective drains of the second driving transistor, the second load transistor, and the second transmission transistor.Type: ApplicationFiled: March 5, 2009Publication date: October 29, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiyuki Kouchi, Yutaka Tanaka
-
Patent number: 7349281Abstract: First and second anti-fuse elements are provided for storing 1-bit data. A program voltage generating circuit generates a programming voltage and applies it to the first and second anti-fuse elements. A read voltage generating circuit generates a readout voltage and applies it to the first and second anti-fuse elements. First and second transistors are inserted between the first and second anti-fuse elements and a ground potential node, and are respectively turned on by first and second select signals during the programming period. A switch element is connected between the first and the second transistors. The switch element is turned off during the programming period, and turned on during the readout period. A sense amplifier is connected to the switch element in order to sense the data read out from the first and the second anti-fuse elements.Type: GrantFiled: September 7, 2006Date of Patent: March 25, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kouchi, Shigeyuki Hayakawa
-
Publication number: 20070058473Abstract: First and second anti-fuse elements are provided for storing 1-bit data. A program voltage generating circuit generates a programming voltage and applies it to the first and second anti-fuse elements. A read voltage generating circuit generates a readout voltage and applies it to the first and second anti-fuse elements. First and second transistors are inserted between the first and second anti-fuse elements and a ground potential node, and are respectively turned on by first and second select signals during the programming period. A switch element is connected between the first and the second transistors. The switch element is turned off during the programming period, and turned on during the readout period. A sense amplifier is connected to the switch element in order to sense the data read out from the first and the second anti-fuse elements.Type: ApplicationFiled: September 7, 2006Publication date: March 15, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiyuki Kouchi, Shigeyuki Hayakawa
-
Patent number: 7058863Abstract: A semiconductor integrated circuit including a region of a memory macro function block is divided into memory core function block and interface function block regions. The interface function block includes a test circuit, a command decoder for a test, an address decoder for the test, a memory core input/output circuit which inputs a command and address into the memory core function block and transmits!receives data with the memory core function block, a configuration memory block in which information of a memory capacity of the memory core function block and configuration of a memory core is stored, and a configuration memory block which controls a data path and address path of the memory core function block based on the stored information.Type: GrantFiled: April 25, 2002Date of Patent: June 6, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kouchi, Makoto Takahashi, Kenji Numata
-
Patent number: 6928594Abstract: A logic in DRAM LSI is disclosed, which comprises a plurality of DRAM circuits, a control circuit that receives a test control signal to perform a test control in which the plurality of RAM circuits are tested while the access to the plurality of DRAM circuits is subsequently changed for each row, an input selector that is controlled by the control circuit and inputs a DRAM macro signal to the plurality of DRAM circuits at the time of a test, and an output selector that is controlled by the control circuit, and outputs output signals of the plurality of DRAM circuits sequentially to a macro output terminal at the time of the test. According to the DRAM integrated LSI, a test time required to test the plurality of DRAM circuits integrated in the LSI is shortened. Moreover, data that is read from the plurality of DRAM circuits is transferred in a high speed.Type: GrantFiled: March 28, 2001Date of Patent: August 9, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kouchi, Yoshinori Sugisawa, Takehiko Hojo