Patents by Inventor Vaishnav Srinivas
Vaishnav Srinivas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8957714Abstract: A master measure circuit is disclosed that may select from various nodes on a delay path carrying a signal. The master measure circuit measures the delay for propagation of the signal from one selected node to another selected node and controls an adjustable delay circuit in the delay path accordingly.Type: GrantFiled: March 14, 2013Date of Patent: February 17, 2015Assignee: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Jan Christian Diffenderfer, Philip Michael Clovis, David Ian West
-
Publication number: 20140367757Abstract: Capacitor structures capable of providing both low-voltage capacitors and high-voltage capacitors are described herein. In one embodiment, a capacitor structure comprises a low-voltage capacitor and a high-voltage capacitor. The low-voltage capacitor comprises a first electrode formed from a first metal layer, a second electrode formed from a second metal layer, a third electrode formed from a third metal layer, a first dielectric layer between the first and second electrodes, and a second dielectric layer between the second and third electrodes. The high-voltage capacitor comprises a fourth electrode formed from the first metal layer, a fifth electrode formed from the third metal layer, and a third dielectric layer between the fourth and fifth electrodes, wherein the third dielectric layer is thicker than either the first dielectric layer or the second dielectric layer.Type: ApplicationFiled: June 13, 2013Publication date: December 18, 2014Inventors: Renatas Jakushokas, Vaishnav Srinivas, Robert Won Chol Kim
-
Publication number: 20140266357Abstract: A master measure circuit is disclosed that may select from various nodes on a delay path carrying a signal. The master measure circuit measures the delay for propagation of the signal from one selected node to another selected node and controls an adjustable delay circuit in the delay path accordingly.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Jan Diffenderfer, Philip Michael Clovis, David Ian West
-
Publication number: 20140253173Abstract: A method of controlling signal termination includes providing first logic for selectively terminating signals received at a first device on a bidirectional data bus, providing second logic for selectively terminating signals received at a second device on the bidirectional data bus, sending first signals from the first device to the second device on the bidirectional data bus at a first speed, stopping the sending of the first signals, after stopping the sending of the first signals, enabling the second logic and shifting a reference voltage of the second device from a first level to a second level, after enabling the second logic at the second device, sending second signals from the first device to the second device on the bidirectional data bus at a higher speed, and controlling the first logic based on a speed of signals received at the first device on the bidirectional data bus.Type: ApplicationFiled: March 7, 2013Publication date: September 11, 2014Applicant: QUALCOMM INCORPORATEDInventors: Dexter T. Chun, Sumeet S. Sethi, John D. Eaton, Vinodh R. Cuppu, Vikram Arora, Vaishnav Srinivas, Muhammad A. Muneer, Isaac D. Berk
-
Publication number: 20140253228Abstract: An integrated circuit includes core logic and a plurality of interface blocks disposed about a periphery of the core logic. A plurality of input or output (I/O) circuits is assigned to one of the plurality of interface blocks. The I/O circuits include external I/O circuits coupled to a device other than the integrated circuit and internal I/O circuits coupled to the integrated circuit. Each interface block includes a first plurality of I/O circuits disposed on a first side of the interface block and a second plurality of I/O circuits disposed on a second side of the interface block. Each interface block also includes interface logic for the interface block between the first plurality of I/O circuits and the second plurality of I/O circuits, and a logic hub that includes a clock distribution of minimal length that drives launch logic and capture logic to form the I/O circuits of the interface block.Type: ApplicationFiled: March 6, 2013Publication date: September 11, 2014Applicant: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Robert Won Chol Kim, Philip Michael Clovis, David Ian West
-
Publication number: 20140061642Abstract: Various aspects of an approach for routing die signals in an interior portion of a die using external interconnects are described herein. The approach provides for contacts coupled to circuits in the interior portion of the die, where the contacts are exposed to an exterior portion of the die. The external interconnects are configured to couple these contacts so that signals from the circuits in the interior portion of the die may be routed externally to the die. In various aspects of the disclosed approach, the external interconnects are protected by a packaging for the die.Type: ApplicationFiled: March 14, 2013Publication date: March 6, 2014Applicant: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Bernie Jord Yang, Michael Brunolli, David Ian West, Charles David Paynter
-
Patent number: 8593203Abstract: An interface input has an input circuit adapted to receive input signal levels higher than a maximum signal level that a host circuitry's electronic components can reliably handle. The input circuit shifts the level of the input signal to a desired signal level. A keeper circuit is coupled to the input circuit and maintains trigger levels of the shifted signals consistent with the input signal level.Type: GrantFiled: July 29, 2008Date of Patent: November 26, 2013Assignee: QUALCOMM IncorporatedInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 8363538Abstract: An orthogonal data link is provided by a first digital device, a second digital device, and a bus coupling the first digital device to the second digital device. The first digital device has a first transmitter that encodes data of the first device with a first code (e.g., [1,1]), for transmission on the bus. The second device has a second transmitter that encodes data of the second device with a second code (e.g., [0,1] or [1,0]), for transmission on the bus. The first device has a first receiver that renders the second data by (a) multiplying signals of the bus with the second code and (b) integrating over a periodicity of the codes. The second device has a second receiver that renders the first data by (a) multiplying signals of the bus with the first code and (b) integrating over a periodicity of the codes.Type: GrantFiled: February 14, 2003Date of Patent: January 29, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Karl Joseph Bois, Derek L. Knee, Vaishnav Srinivas
-
Patent number: 8138814Abstract: A signal driver for an interface circuit has a first stage level shifter to accept input signals and output signals at a first signal level. The signal driver also has a second stage level shifter coupled to the first stage level shifter to output signals at a second signal level. Electronic components of the first and second stage level shifter have reliability limits less than the second signal level. The first and second stage configurations of the first stage level shifter and the second stage level shifter prevents exposing the electronic components to terminal to terminal signal levels higher than the reliability limits when processing signals for output at the second signal level.Type: GrantFiled: July 29, 2008Date of Patent: March 20, 2012Assignee: QUALCOMM IncorporatedInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 8106699Abstract: A level shifter has at least one of either a pull up or a pull down circuit. The circuit is made of electronic components with reliability limits less than a maximum signal level output by the level shifter. The level shifter also has a timing circuit coupled to at least on of either the pull up or pull down circuit. The timing circuit controls a time of application of an input signal to at least one of either the pull up or pull down circuit preventing a terminal to terminal signal level experienced by the electronic components exceeding the reliability limits.Type: GrantFiled: July 29, 2008Date of Patent: January 31, 2012Assignee: QUALCOMM IncorporatedInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 8008944Abstract: A low voltage differential signaling driver is disclosed and may include a current steering output circuit having a first driver output and a second driver output. The low voltage differential signaling driver may also include a programmable on-chip resistor.Type: GrantFiled: November 25, 2008Date of Patent: August 30, 2011Assignee: QUALCOMM IncorporatedInventors: Abhay S. Dixit, Vaishnav Srinivas
-
Patent number: 7843234Abstract: A break-before-make predriver for disabling a PFET of an output driver before enabling an NFET, and vice versa. The predriver includes an input inverter, two cross-coupled inverters, and output buffers. The predriver provides enhanced break-before-make action through sizing the NFETs larger than the PFETs in the predriver's cross-coupled inverters. The input inverter, the cross-coupled inverters and the first and second output buffers are sized with respect to each other such that substantially equal break before make action is provided on both rising and falling edges. The predriver also includes level-shifting capabilities through a different voltage supply at the PFETs of the cross-coupled inverter. The predriver also includes two data output nodes for connection to the two inputs of an output driver. The predriver provides for tristate action by disabling the signal from the predriver output nodes.Type: GrantFiled: April 14, 2004Date of Patent: November 30, 2010Assignee: QUALCOMM IncorporatedInventors: Vaishnav Srinivas, Vivek Mohan
-
Patent number: 7804334Abstract: A level detector has an input circuit adapted to accept signals of multiple signal levels for detecting a specific level. The signal levels include a first signal level and a larger second signal level. Electronic components of the input circuit have reliability levels less than the second signal level. A latch circuit is coupled to the input circuit for latching a signal consistent with a detected level of an accepted signal.Type: GrantFiled: July 29, 2008Date of Patent: September 28, 2010Assignee: QUALCOMM IncorporatedInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 7772831Abstract: A main die and a stacked die are included in the same component package. A transmission gate (370) is implemented on the main die, and can be enabled to receive leakage current in a connection (318) between the main die and the stacked die, and to conduct the leakage current to a bonding pad (344) that is accessible external to the package. Thus, the connectivity between the main die and the stacked die can be tested after the dies are packaged. The transmission gate is disabled during high-speed testing and normal operation. The package can also include a multiplexer (364) that is enabled during high-speed testing to input and output test signals at the package level. A direction signal is used to indicate whether test signals are being input to or output from the main die.Type: GrantFiled: May 18, 2006Date of Patent: August 10, 2010Assignee: QUALCOMM IncorporatedInventors: Tauseef Kazi, Jeff Gemar, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 7772887Abstract: A signal interface circuit has a signal path for communicatively coupling host circuitry to peripheral circuitry of multiple peripherals. Communication signals in the signal path are of a peripheral signal level. The signal path has electronic components adapted for use in communicating signals between the host circuitry and the peripheral circuitry. The electronic components in the signal path have reliability limits less than the peripheral signal level. The configuration of the electronic components in the signal path allow communication of signals at the peripheral signal level.Type: GrantFiled: July 29, 2008Date of Patent: August 10, 2010Assignee: QUALCOMM IncorporatedInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Patent number: 7768299Abstract: Methods and apparatuses are presented for voltage tolerant floating N-well circuits. An apparatus for mitigating leakage currents caused by input voltages is presented which includes a first transistor having a source coupled to a positive voltage supply, and a drain coupled to a floating node. The apparatus may further include a controllable pull-down path coupled to a negative voltage supply and the first transistor, wherein the controllable pull-down path is configured to turn on the first transistor and pull-up the floating node during a first state. The apparatus may further include a second transistor having a source coupled to a gate of the first transistor, and drain coupled to the floating node, wherein the second transistor is configured to place the floating node at a floating potential during a second state.Type: GrantFiled: August 1, 2007Date of Patent: August 3, 2010Assignee: QUALCOMM, IncorporatedInventors: Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Publication number: 20100127736Abstract: A low voltage differential signaling driver is disclosed and may include a current steering output circuit having a first driver output and a second driver output. The low voltage differential signaling driver may also include a programmable on-chip resistor.Type: ApplicationFiled: November 25, 2008Publication date: May 27, 2010Applicant: QUALCOMM IncorporatedInventors: ABHAY S. DIXIT, Vaishnav Srinivas
-
Publication number: 20100026348Abstract: A signal driver for an interface circuit has a first stage level shifter to accept input signals and output signals at a first signal level. The signal driver also has a second stage level shifter coupled to the first stage level shifter to output signals at a second signal level. Electronic components of the first and second stage level shifter have reliability limits less than the second signal level. The first and second stage configurations of the first stage level shifter and the second stage level shifter prevents exposing the electronic components to terminal to terminal signal levels higher than the reliability limits when processing signals for output at the second signal level.Type: ApplicationFiled: July 29, 2008Publication date: February 4, 2010Applicant: QUALCOMM INCORPORATEDInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Publication number: 20100026362Abstract: A level detector has an input circuit adapted to accept signals of multiple signal levels for detecting a specific level. The signal levels include a first signal level and a larger second signal level. Electronic components of the input circuit have reliability levels less than the second signal level. A latch circuit is coupled to the input circuit for latching a signal consistent with a detected level of an accepted signal.Type: ApplicationFiled: July 29, 2008Publication date: February 4, 2010Applicant: QUALCOMM INCORPORATEDInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan
-
Publication number: 20100026364Abstract: An interface input has an input circuit adapted to receive input signal levels higher than a maximum signal level that a host circuitry's electronic components can reliably handle. The input circuit shifts the level of the input signal to a desired signal level. A keeper circuit is coupled to the input circuit and maintains trigger levels of the shifted signals consistent with the input signal level.Type: ApplicationFiled: July 29, 2008Publication date: February 4, 2010Applicant: QUALCOMM INCORPORATEDInventors: Vijay Shankar, Abheek Gupta, Vaishnav Srinivas, Vivek Mohan