Patents by Inventor Woo Young Yang
Woo Young Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11996000Abstract: An apparatus and a method for inspecting navigation safety facilities by using a flight vehicle are disclosed. The method for inspecting navigation safety facilities by using a flight vehicle comprises the steps of: defining a three-dimensional flight path for a flight vehicle so that same passes through navigational safety facilities; receiving a navigation signal value from the navigation safety facilities and GPS data of the flight vehicle, the navigation signal value and the GPS data being measured by the flight vehicle automatically flying along the defined three-dimensional flight path; analyzing the navigation signal value so as to estimate the distance and the angle of the flight vehicle viewed from the navigation safety facilities; and inspecting the navigation safety facilities according to whether the coordinates of the flight vehicle identified by the GPS data are included in an area formed by the distance and the angle.Type: GrantFiled: November 20, 2018Date of Patent: May 28, 2024Assignee: KOREA AIRPORTS CORPORATIONInventors: Jin Young Hong, Gyu Jin Son, Hyun Bae Yang, Byong Kwang Kim, Woo Ram Son, Su In Sim
-
Publication number: 20240124032Abstract: An automated driving system of a vehicle includes a driver monitoring unit configured to perform at least one of monitoring a gaze of a driver and determining a position of a hand of the driver, an automated-driving-level switching unit configured to determine whether a transition of a driving control over the vehicle is required based on whether driving environment of the vehicle has changed during the vehicle being driven under control of the automated driving system, and determine an automated driving level to be switched based on a driver monitoring result obtained by the drive monitoring unit, and an automated driving control unit configured to control the vehicle according to the automated driving level.Type: ApplicationFiled: June 29, 2023Publication date: April 18, 2024Applicants: Hyundai Motor Company, Kia CorporationInventors: Eun Young CHOI, Woo Jin KIM, Ki Seok SEONG, Dong Il YANG, Da Ye PYUN
-
Patent number: 11956957Abstract: A semiconductor memory device includes a first stacked structure, a first supporter layer, a second stacked structure, a block cut structure, and a second supporter layer on the second stacked structure and separated by a second cut pattern. The first stacked structure includes a first and second stack, the second stacked structure includes a third stack separated by the block cut structure and a fourth stack, the first supporter layer is on the first stack and the second stack, the second supporter layer is on the third stack and the fourth stack, the first cut pattern includes a first connection on the block cut structure and connecting the first supporter layer and the second stack, and the second cut pattern of the second supporter layer includes a second connection on the block cut structure and connecting the second supporter layer placed on the third stack and the fourth stack.Type: GrantFiled: March 16, 2021Date of Patent: April 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji Young Kim, Woo Sung Yang, Sung-Min Hwang, Suk Kang Sung, Joon-Sung Lim
-
Publication number: 20240079280Abstract: There is provided a nonvolatile memory device having improved crack detection reliability. The nonvolatile memory device comprises word lines that extend in a first direction, cell contact plugs that are electrically connected to the word lines and extend in a second direction intersecting the first direction, a net crack detection circuit that is on the word lines and is not in contact with the word lines, and a ring crack detection circuit that is on the word lines and is not in contact with the word lines, wherein the net crack detection circuit is electrically connected to a crack detection transistor in a peripheral circuit region, the ring crack detection circuit includes a first crack detection metal wiring that extends in a third direction intersecting the first direction and the second direction, and a second crack detection metal wiring that extends in the third direction.Type: ApplicationFiled: May 24, 2023Publication date: March 7, 2024Inventors: Do Hyung Kim, Ji Young Kim, Ji Won Kim, Suk Kang Sung, Woo Sung Yang
-
Publication number: 20230333750Abstract: A memory system includes a memory device including a first memory block used for power-loss data protection and a controller coupled to the memory device. The controller includes a hardware layer and a firmware layer. The hardware layer checks whether at least one write data entry belongs to a programmable range in the memory device after power loss occurs, determines whether a logical address associated with the at least one write data entry is repeated, and programs the at least one write data entry in the first memory block.Type: ApplicationFiled: October 3, 2022Publication date: October 19, 2023Inventors: Jin Pyo KIM, Ju Hyun KIM, Jong Soon PARK, Woong Sik SHIN, Woo Young YANG
-
Patent number: 11704050Abstract: A memory system which stores a journal including mapping change information, either in a first memory area or a second memory area, depending on available space of a memory device included in the memory system, being greater than a threshold.Type: GrantFiled: June 8, 2021Date of Patent: July 18, 2023Assignee: SK hynix Inc.Inventors: Jin Pyo Kim, Woo Young Yang
-
Patent number: 11704281Abstract: A memory system includes a memory device including memory blocks, and a controller configured to generate a result indicative of whether a number of free memory blocks satisfies a reference after beginning of garbage collection for the memory device, selectively perform a journaling operation for a request based on the result, and program data, collected by the garbage collection, in the memory device.Type: GrantFiled: June 7, 2021Date of Patent: July 18, 2023Assignee: SK hynix Inc.Inventor: Woo Young Yang
-
Patent number: 11599275Abstract: Provided herein may be a memory controller and a method of operating the same. The memory controller may include a SPO detector configured to output a detection signal when a SPO is detected, a memory buffer configured to store host data, and a power loss controller configured to, based on the detection signal, receive dump data corresponding to the host data, store the dump data and a dump age corresponding to the dump data, and output the dump data and the dump age to a memory device, wherein the dump age indicates a number of times that different items of host data have been dumped from the memory buffer to the power loss controller, and the power loss controller is configured to control a recovery operation corresponding to the SPO based on the dump age being received from the memory device.Type: GrantFiled: June 2, 2021Date of Patent: March 7, 2023Assignee: SK hynix Inc.Inventors: Jin Pyo Kim, Sang Min Kim, Woo Young Yang, Jun Six Jeong, Seung Hun Ji
-
Patent number: 11449259Abstract: There are provided a memory controller and an operating method thereof. The memory controller includes: a meta data storage for storing meta data including mapping information of data stored in a memory device and valid data information representing whether the data stored in the memory device is valid data; and a migration controller for controlling the memory device to perform a migration operation of moving, to a target memory block, valid data stored in a plurality of source memory blocks included in the memory device, based on the meta data. The migration controller controls the memory device to read a second valid data stored in the second die before reading a first valid data stored in the first die, based on a comparison result between a reference time and a delay time required until before the first valid data is read.Type: GrantFiled: March 17, 2021Date of Patent: September 20, 2022Assignee: SK hynix Inc.Inventors: Ji Hoon Lee, Woo Young Yang
-
Publication number: 20220206706Abstract: Embodiments of the present disclosure relate to a memory system and an operating method thereof. According to the embodiments of the present disclosure, the memory system may store, in a first memory area or a second memory area each including at least one of the plurality of memory blocks, a journal including mapping change information between a logical address and a physical address according to a number of free memory blocks among the plurality of memory blocks.Type: ApplicationFiled: June 8, 2021Publication date: June 30, 2022Inventors: Jin Pyo KIM, Woo Young YANG
-
Publication number: 20220197862Abstract: A memory system includes a memory device including memory blocks, and a controller configured to generate a result indicative of whether a number of free memory blocks satisfies a reference after beginning of garbage collection for the memory device, selectively perform a journaling operation for a request based on the result, and program data, collected by the garbage collection, in the memory device.Type: ApplicationFiled: June 7, 2021Publication date: June 23, 2022Inventor: Woo Young YANG
-
Patent number: 11360707Abstract: A memory controller includes a first flash translation layer (FTL) generating a physical address corresponding to a first type logical address received from a host on the basis of information about the first memory blocks, a second FTL generating a physical address corresponding to a second type logical address received from the host on the basis of information about the second memory blocks, and a memory control unit controlling the first memory area or the second memory area to perform an operation on the physical address corresponding to the first type logical address or the physical address corresponding to the second type logical address, wherein the first FTL provides the second FTL with block request information for requesting use of the second memory blocks, and generates the physical address corresponding to the first type logical address received from the host on the basis of block allocation information provided by the second FTL.Type: GrantFiled: May 15, 2020Date of Patent: June 14, 2022Assignee: SK hynix Inc.Inventors: Dong Young Seo, Da Young Lee, Woo Young Yang
-
Publication number: 20220171542Abstract: Provided herein may be a memory controller and a method of operating the same. The memory controller may include a SPO detector configured to output a detection signal when a SPO is detected, a memory buffer configured to store host data, and a power loss controller configured to, based on the detection signal, receive dump data corresponding to the host data, store the dump data and a dump age corresponding to the dump data, and output the dump data and the dump age to a memory device, wherein the dump age indicates a number of times that different items of host data have been dumped from the memory buffer to the power loss controller, and the power loss controller is configured to control a recovery operation corresponding to the SPO based on the dump age being received from the memory device.Type: ApplicationFiled: June 2, 2021Publication date: June 2, 2022Inventors: Jin Pyo KIM, Sang Min KIM, Woo Young YANG, Jun Six JEONG, Seung Hun JI
-
Publication number: 20220100405Abstract: There are provided a memory controller and an operating method thereof. The memory controller includes: a meta data storage for storing meta data including mapping information of data stored in a memory device and valid data information representing whether the data stored in the memory device is valid data; and a migration controller for controlling the memory device to perform a migration operation of moving, to a target memory block, valid data stored in a plurality of source memory blocks included in the memory device, based on the meta data. The migration controller controls the memory device to read a second valid data stored in the second die before reading a first valid data stored in the first die, based on a comparison result between a reference time and a delay time required until before the first valid data is read.Type: ApplicationFiled: March 17, 2021Publication date: March 31, 2022Inventors: Ji Hoon LEE, Woo Young YANG
-
Publication number: 20210157525Abstract: A memory controller includes a first flash translation layer (FTL) generating a physical address corresponding to a first type logical address received from a host on the basis of information about the first memory blocks, a second FTL generating a physical address corresponding to a second type logical address received from the host on the basis of information about the second memory blocks, and a memory control unit controlling the first memory area or the second memory area to perform an operation on the physical address corresponding to the first type logical address or the physical address corresponding to the second type logical address, wherein the first FTL provides the second FTL with block request information for requesting use of the second memory blocks, and generates the physical address corresponding to the first type logical address received from the host on the basis of block allocation information provided by the second FTL.Type: ApplicationFiled: May 15, 2020Publication date: May 27, 2021Inventors: Dong Young SEO, Da Young LEE, Woo Young YANG
-
Patent number: 10752504Abstract: The present invention relates to a method for preparing a lithium metal phosphor oxide, the method including: mixing an iron salt solution and a phosphate solution in a reactor; applying a shearing force to the mixed solution in the reactor during the mixing to form a suspension containing nano-sized iron phosphate precipitate particles; obtaining the nano-sized iron phosphate particles from the suspension; and mixing the iron phosphate with a lithium raw material and performing firing, and the lithium metal phosphor oxide according to the present invention has an Equation of LiMnFePO4. Herein, M is selected from the group consisting of Ni, Co, Mn, Cr, Zr, Nb, Cu, V, Ti, Zn, Al, Ga, and Mg, and n is in a range of 0 to 1.Type: GrantFiled: May 10, 2013Date of Patent: August 25, 2020Assignee: SAMSUNG SDI CO., LTD.Inventors: Hyun A Song, Dong Gyu Chang, Woo Young Yang
-
Patent number: 10747680Abstract: A storage device, a storage system comprising the same, and operating methods of the storage device are provided. The storage device includes a first nonvolatile memory cell array which includes a plurality of cell strings arranged in a direction perpendicular to a substrate, and stores first data at a first address, a second nonvolatile memory cell array which stores second data selected from the first data at a second address, in accordance with an access pattern to the first data, and a memory controller which manages a first mapping table indicating that the second data is stored at the second address of the second nonvolatile memory cell array, and a second mapping table indicating that the first data as original data of the second data is stored at the first address.Type: GrantFiled: January 2, 2018Date of Patent: August 18, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Woo Young Yang, Heon Gwon Lee
-
Publication number: 20180373642Abstract: A storage device, a storage system comprising the same, and operating methods of the storage device are provided. The storage device includes a first nonvolatile memory cell array which includes a plurality of cell strings arranged in a direction perpendicular to a substrate, and stores first data at a first address, a second nonvolatile memory cell array which stores second data selected from the first data at a second address, in accordance with an access pattern to the first data, and a memory controller which manages a first mapping table indicating that the second data is stored at the second address of the second nonvolatile memory cell array, and a second mapping table indicating that the first data as original data of the second data is stored at the first address.Type: ApplicationFiled: January 2, 2018Publication date: December 27, 2018Inventors: WOO YOUNG YANG, HEON GWON LEE
-
Patent number: 9923159Abstract: A thin film transistor includes a gate electrode, a semiconductor overlapping the gate electrode, a gate insulator between the gate electrode and the semiconductor, and a source electrode and a drain electrode electrically connected to the semiconductor, wherein the gate insulator includes an inorganic insulation layer facing the gate electrode and an organic insulation layer facing the semiconductor. A method of manufacturing the thin film transistor and an electronic device including the thin film transistor are provided.Type: GrantFiled: April 18, 2016Date of Patent: March 20, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Joo Young Kim, Jiyoung Jung, Jeong Il Park, Woo Young Yang, Youngjun Yun, Eun Kyung Lee, Ajeong Choi
-
Publication number: 20170098792Abstract: A thin film transistor includes a gate electrode, a semiconductor overlapping the gate electrode, a gate insulator between the gate electrode and the semiconductor, and a source electrode and a drain electrode electrically connected to the semiconductor, wherein the gate insulator includes an inorganic insulation layer facing the gate electrode and an organic insulation layer facing the semiconductor. A method of manufacturing the thin film transistor and an electronic device including the thin film transistor are provided.Type: ApplicationFiled: April 18, 2016Publication date: April 6, 2017Inventors: Joo Young Kim, Jiyoung JUNG, Jeong II PARK, Woo Young YANG, Youngjun YUN, Eun Kyung LEE, Ajeong CHOI