Patents by Inventor Yehuda Smooha
Yehuda Smooha has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10763205Abstract: An input/output (I/O) circuit includes at least one I/O cell having a first size, and a high current circuit coupled to the at least one I/O cell. The high current circuit has a second size that is smaller than the first size. A connection bus is coupled to the high current circuit. The connection bus has the second size and is positioned in substantially a same location within the I/O circuit as the high current circuit. A bump or a bond pad is coupled to the connection bus.Type: GrantFiled: July 13, 2017Date of Patent: September 1, 2020Assignee: SEAGATE TECHNOLOGY LLCInventors: Pritesh Pawaskar, Yehuda Smooha, Shrikrishna Nana Mehetre
-
Publication number: 20190019747Abstract: An input/output (I/O) circuit includes at least one I/O cell having a first size, and a high current circuit coupled to the at least one I/O cell. The high current circuit has a second size that is smaller than the first size. A connection bus is coupled to the high current circuit. The connection bus has the second size and is positioned in substantially a same location within the I/O circuit as the high current circuit. A bump or a bond pad is coupled to the connection bus.Type: ApplicationFiled: July 13, 2017Publication date: January 17, 2019Inventors: Pritesh PAWASKAR, Yehuda Smooha, Shrikrishna Nana Mehetre
-
Publication number: 20140040847Abstract: One aspect provides a system for generating a layout for dual patterning technologies. In one embodiment, the system includes: (1) a deterministic boundary interconnect feature generator configured to generate a deterministic boundary interconnect feature for a cell based on at least one dual patterning design rule; and (2) cell placement and interconnect routing tools associated with the deterministic boundary interconnect feature generator and configured to place the deterministic boundary interconnect feature.Type: ApplicationFiled: August 1, 2012Publication date: February 6, 2014Applicant: LSI CorporationInventors: John A. Milinichik, Yehuda Smooha, Daniel J. Delpero, Gregg R. Harleman, Scott N. Bertino
-
Patent number: 8089739Abstract: An ESD protection circuit includes a first voltage clamp, connected between a first voltage supply node and a second voltage supply node of the circuit, and a second voltage clamp, connected between the second voltage supply node and a voltage return of the circuit. The first voltage supply node is adapted to receive a first voltage which is greater than a prescribed gate oxide reliability potential of the circuit. The second voltage supply node is operative to receive a second voltage which is less than the first voltage. The first voltage clamp is operative to clamp the first voltage on the first voltage supply node to a first value during an ESD event between the first and second voltage supply nodes, and the second voltage clamp is operative to clamp the second voltage on the second voltage supply node to a second value during an ESD event between the second voltage supply node and the voltage return.Type: GrantFiled: October 30, 2007Date of Patent: January 3, 2012Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Patent number: 7936209Abstract: Described embodiments provide for protecting from DC and transient over-voltage conditions an input/output (“I/O”) buffer having first and second I/O transistors. The first I/O transistor is coupled to a first over-voltage protection circuit adapted to prevent an over-voltage condition on at least the first I/O transistor. The second I/O transistor is coupled to a second over-voltage protection circuit adapted to prevent an over-voltage condition on at least the second I/O transistor. First and second bias voltages are generated from an operating voltage of the buffer. A third bias voltage is generated from either i) the first bias voltage, or ii) an output signal voltage of the buffer and a fourth bias voltage is generated from either i) the second bias voltage, or ii) the output signal voltage of the buffer. The third and fourth bias voltages are provided to the first and second over-voltage protection circuits, respectively.Type: GrantFiled: April 23, 2009Date of Patent: May 3, 2011Assignee: LSI CorporationInventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Jeffrey Nagy, Yehuda Smooha, Pankaj Kumar
-
Publication number: 20100271118Abstract: Described embodiments provide for protecting from DC and transient over-voltage conditions an input/output (“I/O”) buffer having first and second I/O transistors. The first I/O transistor is coupled to a first over-voltage protection circuit adapted to prevent an over-voltage condition on at least the first I/O transistor. The second I/O transistor is coupled to a second over-voltage protection circuit adapted to prevent an over-voltage condition on at least the second I/O transistor. First and second bias voltages are generated from an operating voltage of the buffer. A third bias voltage is generated from either i) the first bias voltage, or ii) an output signal voltage of the buffer and a fourth bias voltage is generated from either i) the second bias voltage, or ii) the output signal voltage of the buffer. The third and fourth bias voltages are provided to the first and second over-voltage protection circuits, respectively.Type: ApplicationFiled: April 23, 2009Publication date: October 28, 2010Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Jeffrey Nagy, Yehuda Smooha, Pankaj Kumar
-
Publication number: 20100232078Abstract: An ESD protection circuit includes a first voltage clamp, connected between a first voltage supply node and a second voltage supply node of the circuit, and a second voltage clamp, connected between the second voltage supply node and a voltage return of the circuit. The first voltage supply node is adapted to receive a first voltage which is greater than a prescribed gate oxide reliability potential of the circuit. The second voltage supply node is operative to receive a second voltage which is less than the first voltage. The first voltage clamp is operative to clamp the first voltage on the first voltage supply node to a first value during an ESD event between the first and second voltage supply nodes, and the second voltage clamp is operative to clamp the second voltage on the second voltage supply node to a second value during an ESD event between the second voltage supply node and the voltage return.Type: ApplicationFiled: October 30, 2007Publication date: September 16, 2010Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Patent number: 7626845Abstract: In one embodiment, the invention is an integrated circuit (IC) including an OTP memory and conditioning circuitry. The IC receives an externally-generated DC programming voltage signal that the conditioning circuitry transforms into a programming pulse signal for programming the OTP memory. The conditioning circuitry includes: (i) reset protection circuitry for holding the programming pulse signal low if the IC is powering up, (ii) an overvoltage protection circuit for substantially preventing the programming pulse voltage from exceeding predefined boundaries, and (iii) a conversion switch for controlling the programming pulse voltage. The programming pulse voltage is (i) substantially equivalent to the externally-generated DC voltage if an enable signal is on, and (ii) substantially equivalent to a reference voltage if the enable signal is off.Type: GrantFiled: December 13, 2006Date of Patent: December 1, 2009Assignee: Agere Systems Inc.Inventors: Clinton H. Holder, Jr., Kang W. Lee, Joseph E. Simko, Yehuda Smooha, Ying Zhu
-
Patent number: 7573691Abstract: Protection is provided against electrical surges resulting from Electrical Over Stress conditions, e.g., when interfacing circuits with powered connections. An EOS shunt is activated for as long as the EOS condition exists. EOS protection using an EOS shunt in accordance with the principles of the present invention remains activated by a voltage threshold trigger as long as necessary. In a disclosed embodiment, an EOS shunt includes a voltage threshold detector that detects a voltage on a power bus with respect to a ground rail exceeding a predetermined amount, e.g., 5 volts in a device powered at 3.3 volts. During the EOS event, a path between power and ground comprising a transistor is turned on.Type: GrantFiled: April 12, 2004Date of Patent: August 11, 2009Assignee: Agere Systems Inc.Inventors: Sandeep Pant, Gary H. Weiss, David W. Thompson, Yehuda Smooha
-
Patent number: 7569445Abstract: A semiconductor device including a gate located over a semiconductor substrate and a source/drain region located adjacent the gate. The source/drain region is bounded by an isolation structure that includes a constricted current passage between the gate and the source/drain region.Type: GrantFiled: October 15, 2007Date of Patent: August 4, 2009Assignee: Agere Systems Inc.Inventor: Yehuda Smooha
-
Patent number: 7529070Abstract: An ESD clamp circuit for use between separate power rails. An ESD clamp is based on a wide nMOSFET. A symmetrical circuit is designed vis-à-vis the two power rails, with respect to ground, allowing discharge of an ESD surge in both polarities of stress. An nMOSFET device drives the gate of a large nMOSFET (e.g., having a device width between 1000 and 10,000 microns). The large power rail-to-power rail nMOSFET has its gate controlled by the output inverter stage of either ESD detection circuit connected to a respective power supply rail. The gate is switched to a common ground during normal operation of the integrated circuit.Type: GrantFiled: March 11, 2005Date of Patent: May 5, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, John Kriz, Che Coi Leung, Duane J. Loeper, Yehuda Smooha
-
Patent number: 7529071Abstract: A circuit for selectively bypassing a capacitive element includes at least one NMOS device selectively connectable across the capacitive element to be bypassed, and at least first and second PMOS devices. The PMOS devices are selectively connectable together in series across the capacitive element to be bypassed. The NMOS device provides a first bypass path and the first and second PMOS devices collectively provide a second bypass path.Type: GrantFiled: September 27, 2006Date of Patent: May 5, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Patent number: 7511550Abstract: An IC having improved reliability includes at least first and second circuit blocks and at least first and second power domains, the first circuit block being connected to the first power domain and the second circuit block being connected to the second power domain. The IC further includes at least one control circuit configured to generate at least first and second control signals. The first control signal is operative to selectively connect the first power domain to a first voltage supply, and the second control signal is operative to selectively connect the second power domain to a second voltage supply. The IC includes at least first and second clamp circuits, the first clamp circuit being connected to the first power domain, the second clamp circuit being connected to the second power domain. Each of the clamp circuits is operative to prevent a voltage on a corresponding power domain from rising above a prescribed voltage level for the corresponding power domain.Type: GrantFiled: September 26, 2006Date of Patent: March 31, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Patent number: 7495873Abstract: An ESD protection circuit for protecting a circuit from an ESD event occurring between a first voltage supply node and a second voltage supply node associated with the circuit to be protected includes an MOS device having a gate terminal, a first source/drain terminal and a second source/drain terminal. The first source/drain terminal is connected to the first voltage supply node and the second source/drain terminal is connected to the second voltage supply node. The ESD protection circuit further includes a trigger circuit coupled to the gate terminal of the MOS device. The trigger circuit is configured to generate a control signal at the gate terminal of the MOS device for activating the MOS device during the ESD event.Type: GrantFiled: October 29, 2004Date of Patent: February 24, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Patent number: 7429703Abstract: An integrated circuit device comprising a die having a top surface with a peripheral region and an interior region surrounded by the peripheral region. Bond pads are disposed in the peripheral region of the die. One or more internal buses are disposed in the interior region of the die. The one or more internal buses distribute power to internal node points of the die. One or more bond wires connect one or more peripheral bond pads with one or more internal buses.Type: GrantFiled: November 26, 2003Date of Patent: September 30, 2008Assignee: Agere Systems Inc.Inventors: Kerry Leeds Davison, Donald Earl Hawk, Jr., Yehuda Smooha
-
Publication number: 20080144350Abstract: In one embodiment, the invention is an integrated circuit (IC) including an OTP memory and conditioning circuitry. The IC receives an externally-generated DC programming voltage signal that the conditioning circuitry transforms into a programming pulse signal for programming the OTP memory. The conditioning circuitry includes: (i) reset protection circuitry for holding the programming pulse signal low if the IC is powering up, (ii) an overvoltage protection circuit for substantially preventing the programming pulse voltage from exceeding predefined boundaries, and (iii) a conversion switch for controlling the programming pulse voltage. The programming pulse voltage is (i) substantially equivalent to the externally-generated DC voltage if an enable signal is on, and (ii) substantially equivalent to a reference voltage if the enable signal is off.Type: ApplicationFiled: December 13, 2006Publication date: June 19, 2008Applicant: AGERE SYSTEMS INC.Inventors: Clinton H. Holder, Kang W. Lee, Joseph E. Simko, Yehuda Smooha, Ying Zhu
-
Patent number: 7382168Abstract: A buffer circuit operative at multiple power supply voltage levels includes first and second buffers, the first buffer being configured for operation with a first voltage source and the second buffer being operative with a second voltage source. The buffer circuit further includes a controllable isolation circuit. An output of the first buffer connects to an external pad of the buffer circuit, and an output of the second buffer connects to the pad via the isolation circuit. The buffer circuit is selectively operative in at least a first mode or a second mode in response to at least a first control signal. The isolation circuit is operative in the first mode to substantially isolate the second buffer from the external pad and is operative in the second mode to connect the output of the second buffer to the external pad.Type: GrantFiled: August 30, 2005Date of Patent: June 3, 2008Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Publication number: 20080122474Abstract: Various systems and methods for limiting the effects of electrostatic discharge are disclosed. For example, a system for reducing the effects of electrostatic discharge is disclosed that includes at least two isolated pairs of potential planes. The two isolated pairs of potential planes may include, but are not limited to, a first VDD plane paired with a first VSS plane may be isolated from a second VDD plane that is paired with a second VSS plane. One circuit in the system is powered by a differential between one pair of the potential planes, and another circuit is powered by a differential between the other pair of potential planes. In addition, the system includes a transitional circuit that receives a signal output from the first of the aforementioned circuits, and provides a signal input to the second of the aforementioned circuits.Type: ApplicationFiled: November 27, 2006Publication date: May 29, 2008Inventors: Che Choi C. Leung, Richard J. Niescier, Yehuda Smooha
-
Publication number: 20080074814Abstract: A circuit for selectively bypassing a capacitive element includes at least one NMOS device selectively connectable across the capacitive element to be bypassed, and at least first and second PMOS devices. The PMOS devices are selectively connectable together in series across the capacitive element to be bypassed. The NMOS device provides a first bypass path and the first and second PMOS devices collectively provide a second bypass path.Type: ApplicationFiled: September 27, 2006Publication date: March 27, 2008Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Publication number: 20080074171Abstract: An IC having improved reliability includes at least first and second circuit blocks and at least first and second power domains, the first circuit block being connected to the first power domain and the second circuit block being connected to the second power domain. The IC further includes at least one control circuit configured to generate at least first and second control signals. The first control signal is operative to selectively connect the first power domain to a first voltage supply, and the second control signal is operative to selectively connect the second power domain to a second voltage supply. The IC includes at least first and second clamp circuits, the first clamp circuit being connected to the first power domain, the second clamp circuit being connected to the second power domain. Each of the clamp circuits is operative to prevent a voltage on a corresponding power domain from rising above a prescribed voltage level for the corresponding power domain.Type: ApplicationFiled: September 26, 2006Publication date: March 27, 2008Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha