Patents by Inventor Yoshihiro Uozumi
Yoshihiro Uozumi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130092988Abstract: According to certain embodiments, a silicide layer is formed after the fabrication of a functional gate electrode using a gate-last scheme. An initial semiconductor structure has at least one impurity regions formed on a semiconductor substrate, a sacrifice film formed over the impurity region, an isolation layer formed over the sacrifice film and a dielectric layer formed over the isolation film. A via is patterned into the dielectric layer of the initial semiconductor structure and through the thickness of the isolation layer such that a contact opening is formed in the isolation layer. The sacrifice film underlying the isolation layer is then removed leaving a void space underlying the isolation layer. Then, a metal silicide precursor is placed within the void space, and the metal silicide precursor is converted to a silicide layer through an annealing process.Type: ApplicationFiled: December 6, 2012Publication date: April 18, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yoshihiro Uozumi
-
Publication number: 20130008868Abstract: According to one embodiment, a substrate processing method is disclosed. The method can include treating a substrate with a first liquid. The substrate has a structural body formed on a major surface of the substrate. The method can include forming a support member supporting the structural body by bringing a second liquid into contact with the substrate wetted by the first liquid, and changing at least a portion of the second liquid into a solid by carrying out at least one of causing the second liquid to react, reducing a quantity of a solvent included in the second liquid, and causing at least a portion of a substance dissolved in the second liquid to be separated. The method can include removing the support member by changing at least a part of the support member from a solid phase to a gaseous phase, without passing through a liquid phase.Type: ApplicationFiled: July 3, 2012Publication date: January 10, 2013Inventors: Yoshihiro UOZUMI, Shinsuke Kimura, Yoshihiro Ogawa, Hiroyasu Iimori, Tatsuhiko Koide, Hideaki Hirabayashi, Yuji Nagashima
-
Patent number: 8349718Abstract: According to certain embodiments, a silicide layer is formed after the fabrication of a functional gate electrode using a gate-last scheme. An initial semiconductor structure has at least one impurity regions formed on a semiconductor substrate, a sacrifice film formed over the impurity region, an isolation layer formed over the sacrifice film and a dielectric layer formed over the isolation film. A via is patterned into the dielectric layer of the initial semiconductor structure and through the thickness of the isolation layer such that a contact opening is formed in the isolation layer. The sacrifice film underlying the isolation layer is then removed leaving a void space underlying the isolation layer. Then, a metal silicide precursor is placed within the void space, and the metal silicide precursor is converted to a silicide layer through an annealing process.Type: GrantFiled: March 24, 2011Date of Patent: January 8, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Uozumi
-
Publication number: 20120241963Abstract: According to certain embodiments, a silicide layer is formed after the fabrication of a functional gate electrode using a gate-last scheme. An initial semiconductor structure has at least one impurity regions formed on a semiconductor substrate, a sacrifice film formed over the impurity region, an isolation layer formed over the sacrifice film and a dielectric layer formed over the isolation film. A via is patterned into the dielectric layer of the initial semiconductor structure and through the thickness of the isolation layer such that a contact opening is formed in the isolation layer. The sacrifice film underlying the isolation layer is then removed leaving a void space underlying the isolation layer. Then, a metal silicide precursor is placed within the void space, and the metal silicide precursor is converted to a silicide layer through an annealing process.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Yoshihiro Uozumi
-
Publication number: 20120244690Abstract: According to certain embodiments, a resist is placed over the surface of a semiconductor structure, wherein the resist covers a portion of the semiconductor structure. Dopants are implanted into the semiconductor structure using an ion implantation beam in regions of the semiconductor structure not covered by the resist. Due to exposure to the ion implantation beam, at least a portion of the resist is converted by exposure to the ion beam to contain an inorganic carbonized material. The semiconductor structure with resist is contacted with a superacid composition containing a superacid species to remove the resist containing inorganic carbonized materials from the semiconductor structure.Type: ApplicationFiled: March 23, 2011Publication date: September 27, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Yoshihiro Uozumi
-
Patent number: 8222160Abstract: According to one embodiment, a via and trench are formed in a semiconductor structure. The via and the trench are suitable for having a metal-based wire placed therein by damascene, dual damascene, plating and other suitable techniques. The via is etched into a dielectric layer of a semiconductor structure comprising a base cap layer, the dielectric layer formed over the base cap layer, and a hardmask formed over the dielectric layer. The via is filled with a sacrifice material, where the sacrifice material contains a metal or a metal compound, where the sacrifice material additionally forms a sacrifice layer over the hardmask layer. The sacrifice material placed in the via does not contain a material or film containing a Si—O bond. The sacrifice material is used as a support for a photomask that is placed over the sacrifice layer, where the photomask is developed to have a trench pattern formed therein.Type: GrantFiled: November 30, 2010Date of Patent: July 17, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Uozumi
-
Patent number: 8211800Abstract: According to certain embodiments, Ru is removed from the surface of a semiconductor structure by contact with a cleaning solution comprising one or more selected from permanganate ion, orthoperiodic ion and hypochlorous ion, such that Ru is removed from surfaces of the semiconductor substrate where the presence of Ru is undesirable. In some embodiments, a semiconductor structure is formed or provided having at least one metalized layer formed over an underlying layering or semiconductor substrate. The metalized layer contains a dielectric material with one or more metal wires of copper-containing material formed in a trench and/or via in the dielectric material. A cap layer having Ru is formed on the surface of the copper-containing material forming the one or more metal wires. The semiconductor structure is contacted with the cleaning solution comprising one or more selected from permanganate ion, orthoperiodic ion and hypochlorous ion to remove a portion of the Ru present in the semiconductor structure.Type: GrantFiled: August 23, 2010Date of Patent: July 3, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Uozumi
-
Publication number: 20120139033Abstract: Semiconductors devices and methods of making semiconductor devices are provided. According to one embodiment, a semiconductor device can include a p-type field effect transistor area having an active region with an epitaxial layer grown thereupon and an isolation feature adjacent to the active region. A height of the isolation feature equals or exceeds a height of an interface between the epitaxial layer and the active region. More particularly, a height of the isolation feature in the corner of a junction between the isolation feature and the action region equals or exceeds the height to the interface between the epitaxial layer and the active region.Type: ApplicationFiled: December 7, 2010Publication date: June 7, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventors: Hiroyuki Yamasaki, Hideshi Miyajima, Yoshihiro Uozumi
-
Publication number: 20120133044Abstract: According to one embodiment, a via and trench are formed in a semiconductor structure. The via and the trench are suitable for having a metal-based wire placed therein by damascene, dual damascene, plating and other suitable techniques. The via is etched into a dielectric layer of a semiconductor structure comprising a base cap layer, the dielectric layer formed over the base cap layer, and a hardmask formed over the dielectric layer. The via is filled with a sacrifice material, where the sacrifice material contains a metal or a metal compound, where the sacrifice material additionally forms a sacrifice layer over the hardmask layer. The sacrifice material placed in the via does not contain a material or film containing a Si—O bond. The sacrifice material is used as a support for a photomask that is placed over the sacrifice layer, where the photomask is developed to have a trench pattern formed therein.Type: ApplicationFiled: November 30, 2010Publication date: May 31, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Yoshihiro Uozumi
-
Patent number: 8168528Abstract: Methods of making interconnect structures are provided. In one aspect of the innovation, when forming a trench or via in a dielectric layer, the sidewall surface of another via and/or trench is covered with a metal oxide layer. The metal oxide layer can prevent and/or mitigate surface erosion of the sidewall surface. As a result, the methods can improve the controllability of critical dimensions of the via and trench.Type: GrantFiled: June 18, 2009Date of Patent: May 1, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsunobu Isobayashi, Yoshihiro Uozumi
-
Publication number: 20120045898Abstract: According to certain embodiments, Ru is removed from the surface of a semiconductor structure by contact with a cleaning solution comprising one or more selected from permanganate ion, orthoperiodic ion and hypochlorous ion, such that Ru is removed from surfaces of the semiconductor substrate where the presence of Ru is undesirable. In some embodiments, a semiconductor structure is formed or provided having at least one metalized layer formed over an underlying layering or semiconductor substrate. The metalized layer contains a dielectric material with one or more metal wires of copper-containing material formed in a trench and/or via in the dielectric material. A cap layer having Ru is formed on the surface of the copper-containing material forming the one or more metal wires. The semiconductor structure is contacted with the cleaning solution comprising one or more selected from permanganate ion, orthoperiodic ion and hypochlorous ion to remove a portion of the Ru present in the semiconductor structure.Type: ApplicationFiled: August 23, 2010Publication date: February 23, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Yoshihiro Uozumi
-
Patent number: 7884027Abstract: A method of manufacturing a semiconductor device includes subjecting a semiconductor substrate having an aluminum film formed thereabove to a processing to at least partially expose a surface of the aluminum film, and carrying out a surface processing to remove an after-processing residue that remains on the exposed surface of the aluminum film. The surface processing includes treating the exposed surface of the aluminum film with a first liquid chemical containing an anion component and then with an alkaline, second liquid chemical.Type: GrantFiled: October 31, 2006Date of Patent: February 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Uozumi, Takashi Hirayama, Akira Kugita
-
Publication number: 20110014793Abstract: A post-dry etching cleaning liquid composition for cleaning a substrate after dry etching is provided, the cleaning liquid composition containing at least one type of fluorine compound, glyoxylic acid, at least one type of organic acid salt, and water. With regard to the fluorine compound, ammonium fluoride may be used. With regard to the organic acid salt, at least one of ammonium oxalate, ammonium tartarate, ammonium citrate, and ammonium acetate may be used.Type: ApplicationFiled: September 23, 2010Publication date: January 20, 2011Inventors: Masafumi Muramatsu, Kazumi Asada, Yukino Hagino, Atsushi Okuyama, Takahito Nakajima, Kazuhiko Takase, Yoshihiro Uozumi, Tsuyoshi Matsumura, Takuo Ohwada, Norio Ishikawa
-
Publication number: 20100323514Abstract: Methods of making interconnect structures are provided. In one aspect of the innovation, when forming a trench or via in a dielectric layer, the sidewall surface of another via and/or trench is covered with a metal oxide layer. The metal oxide layer can prevent and/or mitigate surface erosion of the sidewall surface. As a result, the methods can improve the controllability of critical dimensions of the via and trench.Type: ApplicationFiled: June 18, 2009Publication date: December 23, 2010Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventors: Atsunobu Isobayashi, Yoshihiro Uozumi
-
Patent number: 7850818Abstract: The disclosure concerns a manufacturing method of a semiconductor device includes dry-etching a semiconductor substrate or a structure formed on the semiconductor substrate; supplying a solution onto the semiconductor substrate; measuring a specific resistance or a conductivity of the supplied solution; and supplying a removal solution for removing the etching residual material onto the semiconductor substrate for a predetermined period of time based on the specific resistance or the conductivity of the solution, when an etching residual material adhering to the semiconductor substrate or the structure is removed.Type: GrantFiled: November 10, 2009Date of Patent: December 14, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Matsumura, Yoshihiro Uozumi, Kunihiro Miyazaki
-
Patent number: 7776754Abstract: This disclosure is concerned a method of manufacturing a semiconductor device which includes providing an dielectric film on a substrate; providing a mask material on the dielectric film; etching the dielectric film using the mask material; performing a first treatment of removing a metal residue generated by etching the dielectric film; performing a second treatment of making a sidewall of the dielectric film formed by etching the dielectric film hydrophobic; and performing a third treatment of removing a silicon residue generated by etching the dielectric film.Type: GrantFiled: October 11, 2006Date of Patent: August 17, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Uozumi, Kazuhiko Takase, Tsuyoshi Matsumura
-
Publication number: 20100059180Abstract: The disclosure concerns a manufacturing method of a semiconductor device includes dry-etching a semiconductor substrate or a structure formed on the semiconductor substrate; supplying a solution onto the semiconductor substrate; measuring a specific resistance or a conductivity of the supplied solution; and supplying a removal solution for removing the etching residual material onto the semiconductor substrate for a predetermined period of time based on the specific resistance or the conductivity of the solution, when an etching residual material adhering to the semiconductor substrate or the structure is removed.Type: ApplicationFiled: November 10, 2009Publication date: March 11, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Matsumura, Yoshihiro Uozumi, Kunihiro Miyazaki
-
Patent number: 7635601Abstract: The disclosure concerns a manufacturing method of a semiconductor device includes dry-etching a semiconductor substrate or a structure formed on the semiconductor substrate; supplying a solution onto the semiconductor substrate; measuring a specific resistance or a conductivity of the supplied solution; and supplying a removal solution for removing the etching residual material onto the semiconductor substrate for a predetermined period of time based on the specific resistance or the conductivity of the solution, when an etching residual material adhering to the semiconductor substrate or the structure is removed.Type: GrantFiled: September 14, 2006Date of Patent: December 22, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Matsumura, Yoshihiro Uozumi, Kunihiro Miyazaki
-
Publication number: 20090286391Abstract: According to one aspect of the invention, there is provided a qsemiconductor device fabrication method having: forming a film on a semiconductor substrate; forming a mask comprising a predetermined pattern on the film; etching one of the film and the semiconductor substrate by using the mask; and performing at least one of the steps of performing a treatment using one of an aqueous solution of at least one of ammonia and amine, the amine being selected from primary amine, secondary amine, tertiary amine, and quaternary amine, a treatment using a liquid chemical containing fluorine and at least one of amine, the amine being selected from primary amine, secondary amine, tertiary amine, and quaternary amine and fluorine, and a treatment using a liquid chemical containing at least ammonia and fluorine and including a pH of not less than 6, particularly, not less than 9.Type: ApplicationFiled: July 27, 2009Publication date: November 19, 2009Inventors: Takahito Nakajima, Yoshihiro Uozumi, Mikie Miyasato, Tsuyoshi Matsumura, Yasuhito Yoshimizu, Hiroshi Tomita, Hiroki Sakurai
-
Publication number: 20090250431Abstract: A substrate processing method that processes a substrate on which a plurality of patterns adjacent to each other are formed, has: supplying a first processing liquid to a principal surface of the substrate that is dry and has the patterns formed thereon to make the first processing liquid adhere to the principal surface of the substrate; and supplying a second processing liquid having a higher surface tension than the first processing liquid to the principal surface of the substrate in the state where the first processing liquid adheres to the principal surface of the substrate to process the principal surface of the substrate with the second processing liquid.Type: ApplicationFiled: March 16, 2009Publication date: October 8, 2009Inventors: Minako INUKAI, Yoshihiro OGAWA, Hiroshi TOMITA, Hiroyasu IIMORI, Yuji YAMADA, Yoshihiro UOZUMI, Linan JI, Kaori UMEZAWA, Hisadhi OKUCHI