Patents by Inventor Yuichiro Mitani
Yuichiro Mitani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8916848Abstract: According to one embodiment, a resistance change device includes a first electrode including a metal, a second electrode, and an amorphous oxide layer including Si and O between the first and second electrode, the layer having a concentration gradient of O and a first peak thereof in a direction from the first electrode to the second electrode.Type: GrantFiled: August 29, 2012Date of Patent: December 23, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Shosuke Fujii, Daisuke Matsushita, Yuichiro Mitani
-
Publication number: 20140372671Abstract: According to an embodiment, an authentication device includes an acquiring unit, a predicting unit, and an authenticating unit. The acquiring unit is configured to acquire performance information of a first device that is a device to be authenticated. The predicting unit is configured to predict performance information of a second device that is a device being a reference for authentication according to a change with time from initial performance information. The authenticating unit is configured to perform an authentication process of determining whether or not the first device falls into the second device on a basis of a degree of agreement between the performance information acquired by the acquiring unit and the performance information predicted by the predicting unit.Type: ApplicationFiled: February 26, 2014Publication date: December 18, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsufumi TANAMOTO, Takao Marukame, Shinichi Yasuda, Yuichiro Mitani, Atsushi Shimbo, Tatsuya Kishi
-
Publication number: 20140293692Abstract: A memory system according to an embodiment may have an integration unit and a prediction unit. The integration unit may detect substrate current flowing through a substrate of a non-volatile memory when the non-volatile memory with a memory cell, which has binary or multivalued being the binary or more is written/erased. The integration unit may records an integration value of the detected substrate current into a storage. The prediction unit may predict a lifetime of the non-volatile memory based on the integration value which is recorded on the storage.Type: ApplicationFiled: February 24, 2014Publication date: October 2, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Jiezhi CHEN, Tetsufumi Tanamoto, Yuichiro Mitani, Takao Marukame
-
Publication number: 20140227989Abstract: According to an embodiment, a semiconductor circuit includes a substrate, a tunnel oxide film, a charge storage film, a blocking layer, and plural nodes. The substrate is made of a semiconductor in which two diffusion layers each serving as either a source or a drain are formed. The tunnel oxide film is formed on a region of the substrate between the diffusion layers. The charge storage film is formed on the tunnel oxide layer and stores charge. The blocking layer is formed between the charge storage film and a gate electrode and has layers of a first oxide film, a nitride film and a second oxide film to have a thickness of 5 nm or larger but 15 nm or smaller. The nodes allow external application of voltages so that the source and the drain are reversed and allow detection a gate voltage, a drain current and a substrate current.Type: ApplicationFiled: December 17, 2013Publication date: August 14, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Masamichi SUZUKI, Hirotaka NISHINO, Kazuya Matsuzawa, Izumi HIRANO, Takao MARUKAME, Yusuke HIGASHI, Takahiro KURITA, Yuki SASAKI, Yuichiro MITANI
-
Publication number: 20140189217Abstract: According to an embodiment, a semiconductor storage device includes a first storage unit, a read control unit, a second storage unit, and a write control unit. The first storage unit is configured to store data supplied from a host device. The read control unit is configured to perform control of reading the data in accordance with a read request. The second storage unit is configured to store a logical address used for reading the data from the first storage unit by the read control unit. The write control unit is configured to perform control of adding the stored logical address to the data and write the resulting data into the first storage unit in a case where a size of the data requested to be written into the first storage unit by the host device is smaller than a threshold.Type: ApplicationFiled: November 26, 2013Publication date: July 3, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takao Marukame, Takahiro Kurita, Yuki Sasaki, Jiezhi Chen, Yusuke Higashi, Yuichiro Mitani
-
Publication number: 20140167133Abstract: A nonvolatile semiconductor memory according to an embodiment includes: a semiconductor region; a first insulating film formed on the semiconductor region; a charge storage film formed on the first insulating film; a hydrogen diffusion preventing film formed on the charge storage film; a second insulating film formed on the hydrogen diffusion preventing film; a control gate electrode formed on the second insulating film; a hydrogen discharge film formed on the control gate electrode; and a sidewall formed on a side surface of a multilayer structure including the first insulating film, the charge storage film, the hydrogen diffusion preventing film, the second insulating film, and the control gate electrode, the sidewall containing a material for preventing hydrogen from diffusing.Type: ApplicationFiled: December 17, 2013Publication date: June 19, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Izumi HIRANO, Yuichiro Mitani, Masayasu Miyata, Yasushi Nakasaki, Koichi Kato, Daisuke Matsushita, Akira Takashima, Misako Morota
-
Patent number: 8717840Abstract: According to one embodiment, a semiconductor memory device includes a memory cell array including blocks, each block being capable of executing a write, read, or erase operation independently of other blocks. A control portion is configured to execute the operation of a first block among the blocks in a first cycle, set a selection inhibited region within a range of a predetermined distance from the first block, until a temperature relaxation time for relaxing a temperature of the first block has elapsed, set a region except the selection inhibited region among the blocks as a second block, and execute the operation of the second block in a second cycle.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Higashi, Haruki Toda, Kenichi Murooka, Satoru Takase, Yuichiro Mitani, Shuichi Toriyama
-
Patent number: 8698313Abstract: A nonvolatile semiconductor memory apparatus according to an embodiment includes: a semiconductor layer; a first insulating film formed on the semiconductor layer, the first insulating film being a single-layer film containing silicon oxide or silicon oxynitride; a charge trapping film formed on the first insulating film; a second insulating film formed on the charge trapping film; and a control gate electrode formed on the second insulating film. A metal oxide exists in an interface between the first insulating film and the charge trapping film, the metal oxide comprises material which is selected from the group of Al2O3, HfO2, ZrO2, TiO2, and MgO, the material is stoichiometric composition, and the charge trapping film includes material different from the material of the metal oxide.Type: GrantFiled: April 26, 2012Date of Patent: April 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Izumi Hirano, Shosuke Fujii, Yuichiro Mitani, Naoki Yasuda
-
Patent number: 8592892Abstract: A nonvolatile semiconductor memory device includes: a memory element, the memory element including: a semiconductor substrate; a first insulating film formed on a region in the semiconductor substrate located between a source region and a drain region, and having a stack structure formed with a first insulating layer, a second insulating layer, and a third insulating layer in this order, the first insulating layer including an electron trapping site, the second insulating layer not including the electron trapping site, and the third insulating layer including the electron trapping site, and the electron trapping site being located in a position lower than conduction band minimum of the first through third insulating layers while being located in a position higher than conduction band minimum of a material forming the semiconductor substrate; a charge storage film formed on the first insulating film; a second insulating film formed on the charge storage film; and a control gate electrode formed on the second iType: GrantFiled: September 13, 2007Date of Patent: November 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yuichiro Mitani, Masahiro Koike, Yasushi Nakasaki, Daisuke Matsushita
-
Patent number: 8557717Abstract: It is made possible to restrain generation of defects at the time of insulating film formation. A method for manufacturing a semiconductor device, includes: placing a semiconductor substrate into an atmosphere, thereby forming a nitride film on a surface of the semiconductor substrate, the atmosphere containing a first nitriding gas nitriding the surface of the semiconductor substrate and a first diluent gas not actually reacting with the semiconductor substrate, the ratio of the sum of the partial pressure of the first diluent gas and the partial pressure of the first nitriding gas to the partial pressure of the first nitriding gas being 5 or higher, and the total pressure of the atmosphere being 40 Torr or lower.Type: GrantFiled: July 1, 2010Date of Patent: October 15, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Koichi Muraoka, Koichi Kato, Yasushi Nakasaki, Yuichiro Mitani
-
Patent number: 8476718Abstract: A semiconductor device includes a MISFET comprising: a semiconductor layer including a semiconductor region formed therein; a gate insulating film formed above the semiconductor region, and including a metal oxide layer containing a metal and oxygen, the metal contained in the metal oxide layer being at least one selected from Hf and Zr, the metal oxide layer further including at least one element selected from the group consisting of Ru, Cr, Os, V, Tc, and Nb, the metal oxide layer having sites that capture or release charges formed by inclusion of the element, density of the element in the metal oxide layer being in the range of 1×1015 cm?3 to 2.96×1020 cm?3, the sites being distributed to have a peak closer to the semiconductor region than to a center of the metal oxide layer; and a gate electrode formed on the gate insulating film.Type: GrantFiled: February 23, 2010Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Izumi Hirano, Yuichiro Mitani, Tatsuo Shimizu, Yasushi Nakasaki, Akiko Masada, Shigeto Fukatsu, Masahiro Koike
-
Patent number: 8426302Abstract: A method of manufacturing a semiconductor device according to an embodiment, includes: forming a stack structure by alternately stacking control gate electrodes and interlayer insulating films; forming a through-hole that penetrates through the stack structure in a stacking direction of the control gate electrodes and the interlayer insulating films; forming a first insulating film that covers an inner surface of the through-hole; forming a charge storage layer that covers an inner surface of the first insulating film; forming a second insulating film that covers an inner surface of the charge storage layer; forming a semiconductor layer that covers an inner surface of the second insulating film; and oxidizing an interface between the semiconductor layer and the second insulating film by performing a heat treatment in an atmosphere containing O2 gas at a temperature of 600° C. or lower.Type: GrantFiled: February 10, 2012Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Koichi Kato, Yuichiro Mitani
-
Publication number: 20120319074Abstract: According to one embodiment, a resistance change device includes a first electrode including a metal, a second electrode, and an amorphous oxide layer including Si and O between the first and second electrode, the layer having a concentration gradient of O and a first peak thereof in a direction from the first electrode to the second electrode.Type: ApplicationFiled: August 29, 2012Publication date: December 20, 2012Inventors: Shosuke FUJII, Daisuke Matsushita, Yuichiro Mitani
-
Publication number: 20120261742Abstract: A nonvolatile semiconductor memory apparatus according to an embodiment includes: a semiconductor layer; a first insulating film formed on the semiconductor layer, the first insulating film being a single-layer film containing silicon oxide or silicon oxynitride; a charge trapping film formed on the first insulating film; a second insulating film formed on the charge trapping film; and a control gate electrode formed on the second insulating film. A metal oxide exists in an interface between the first insulating film and the charge trapping film, the metal oxide comprises material which is selected from the group of Al2O3, HfO2, ZrO2, TiO2, and MgO, the material is stoichiometric composition, and the charge trapping film includes material different from the material of the metal oxide.Type: ApplicationFiled: April 26, 2012Publication date: October 18, 2012Inventors: Izumi Hirano, Shosuke Fujii, Yuichiro Mitani, Naoki Yasuda
-
Patent number: 8211811Abstract: A semiconductor device of an embodiment can prevent nitriding of the lower-layer insulating film and oxygen diffusion from the upper-layer insulating film, so as to minimize the decrease in charge capture density. This semiconductor device includes a semiconductor layer, a first insulating film provided on the semiconductor layer, a nitrogen-added amorphous silicon layer formed on the first insulating film, a first silicon nitride layer formed on the amorphous silicon layer, and a second insulating film formed above the first silicon nitride layer.Type: GrantFiled: July 23, 2009Date of Patent: July 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Yuichiro Mitani
-
Patent number: 8154072Abstract: A nonvolatile semiconductor memory apparatus includes: a source and drain regions formed at a distance from each other in a semiconductor layer; a first insulating film formed on the semiconductor layer located between the source region and the drain region, the first insulating film including a first insulating layer and a second insulating layer formed on the first insulating layer and having a higher dielectric constant than the first insulating layer, the second insulating layer having a first site performing hole trapping and releasing, the first site being formed by adding an element different from a base material to the second insulating film, the first site being located at a lower level than a Fermi level of a material forming the semiconductor layer; a charge storage film formed on the first insulating film; a second insulating film formed on the charge storage film; and a control gate electrode formed on the second insulating film.Type: GrantFiled: March 13, 2009Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Koike, Yuichiro Mitani, Tatsuo Shimizu, Naoki Yasuda, Yasushi Nakasaki, Akira Nishiyama
-
Publication number: 20120018792Abstract: A method of manufacturing a nonvolatile semiconductor memory device according to an embodiment, includes: forming a first insulating film on a semiconductor substrate; forming a charge trapping film on the first insulating film, the forming of the charge trapping film including; forming a first nitride layer on the first insulating film at a heat treatment temperature of 550° C. or higher, forming a first oxynitride layer on the first nitride layer by oxidizing a surface of the first nitride layer, and forming a second nitride layer on the first oxynitride layer; forming a second insulating film on the charge trapping film; and forming a control gate on the second insulating film.Type: ApplicationFiled: January 21, 2010Publication date: January 26, 2012Inventors: Daisuke Matsushita, Ryuji Ohba, Yuichiro Mitani
-
Publication number: 20110240949Abstract: According to one embodiment, an information recording device includes first and second electrodes, a variable resistance layer between the first and second electrodes, and a control circuit which controls the variable resistance layer to n (n is a natural number except 1) kinds of resistance. The variable resistance layer comprises a material filled between the first and second electrodes, and particles arranged in a first direction from the first electrode to the second electrode in the material, and each of the particles has a resistance lower than that of the material. A resistance of the variable resistance layer is decided by a short between the first electrode and at least one of the particles.Type: ApplicationFiled: March 18, 2011Publication date: October 6, 2011Inventors: Yuichiro MITANI, Daisuke Matsushita, Shosuke Fujii
-
Patent number: 7985650Abstract: A nonvolatile semiconductor memory device includes a floating gate electrode which is selectively formed on a main surface of a first conductivity type with a first gate insulating film interposed therebetween, a control gate electrode formed on the floating gate electrode with a second gate insulating film interposed therebetween, and source/drain regions of a second conductivity type which are formed in the main surface of the substrate in correspondence with the respective gate electrodes. The first gate electrode has a three-layer structure in which a silicon nitride film is held between silicon oxide films, and the silicon nitride film includes triple coordinate nitrogen bonds.Type: GrantFiled: October 23, 2009Date of Patent: July 26, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yuichiro Mitani, Daisuke Matsushita
-
Publication number: 20110003481Abstract: It is made possible to restrain generation of defects at the time of insulating film formation. A method for manufacturing a semiconductor device, includes: placing a semiconductor substrate into an atmosphere, thereby forming a nitride film on a surface of the semiconductor substrate, the atmosphere containing a first nitriding gas nitriding the surface of the semiconductor substrate and a first diluent gas not actually reacting with the semiconductor substrate, the ratio of the sum of the partial pressure of the first diluent gas and the partial pressure of the first nitriding gas to the partial pressure of the first nitriding gas being 5 or higher, and the total pressure of the atmosphere being 40 Torr or lower.Type: ApplicationFiled: July 1, 2010Publication date: January 6, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Koichi Muraoka, Koichi Kato, Yasushi Nakasaki, Yuichiro Mitani