Having Only Two Terminals And No Control Electrode (gate), E.g., Shockley Diode Patents (Class 257/109)
-
Patent number: 7902626Abstract: In semiconductor devices and methods for their manufacture, the semiconductor devices are arranged as a trench-Schottky-barrier-Schottky diode having a pn diode as a clamping element (TSBS-pn), and having additional properties compared to usual TSBS elements which make possible adaptation of the electrical properties. The TSBS-pn diodes are produced using special manufacturing methods, are arranged in their physical properties such that they are suitable for use in a rectifier for a motor vehicle generator, and are also able to be operated as Z diodes.Type: GrantFiled: October 13, 2005Date of Patent: March 8, 2011Assignee: Robert Bosch GmbHInventors: Alfred Goerlach, Ning Qu
-
Patent number: 7888701Abstract: An integrated circuit arrangement includes a Shockley diode or a thyristor. An inner region of the diode or of the thyristor is completely or partially shielded during the implantation of a p-type well. This gives rise to a Shockley diode or a thyristor having improved electrical properties, in particular with regard to the use as an ESD protection element.Type: GrantFiled: January 20, 2010Date of Patent: February 15, 2011Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Harald Gossner, Kai Esmark
-
Publication number: 20110024791Abstract: A bipolar semiconductor device and method are provided. One embodiment provides a bipolar semiconductor device including a first semiconductor region of a first conductivity type having a first doping concentration, a second semiconductor region of a second conductivity type forming a pn-junction with the first semiconductor region, and a plurality of third semiconductor regions of the first conductivity type at least partially arranged in the first semiconductor region and having a doping concentration which is higher than the first doping concentration. Each of the third semiconductor regions is provided with at least one respective junction termination structure.Type: ApplicationFiled: July 30, 2009Publication date: February 3, 2011Applicant: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Frank Pfirsch, Franz-Josef Niedemostheide
-
Patent number: 7868352Abstract: A Break Over Diode (“BOD”) device is a gate-less two terminal high power semiconductor switch in which transitions from a blocking state to a conducting state are triggered by a dV/dt pulse to the anode. The BOD device can be thought of as two cross-coupled PNP and NPN transistors, and includes both anode and cathode shorts which reduce the gain of the NPN and PNP transistors by shunting some current away from their bases directly to their emitters, thereby improving blocking. Moreover, the anode and cathode shorts in conjunction with the device blocking junction form PN diodes which are distributed throughout the bulk of the material and function as anti-parallel diodes to the base-emitter junctions of the PNP and NPN transistors, which enables the BOD device to handle a larger current reversal for a longer period of time. The P base layer may be made thin to decrease the voltage fall time from full blocking to full conduction, and the cathode and anode shorts may be provided in a honeycomb pattern.Type: GrantFiled: September 23, 2008Date of Patent: January 11, 2011Assignee: OptiSwitch Technology CorporationInventors: David M. Giorgi, Tajchai Navapanich
-
Patent number: 7864560Abstract: A nano device includes an array of cells disposed in rows and columns and constructed over a substrate, and an optical circuit disposed over the substrate, wherein the optical circuit is formed by nano elements in a self-assembled process.Type: GrantFiled: November 12, 2009Date of Patent: January 4, 2011Inventor: Bao Tran
-
Patent number: 7847315Abstract: A high-efficiency power semiconductor rectifier device (10) comprising a ?P++ layer (12), a P-body (14), an N-drift region (16), an N+ substrate (18), an anode (20), and a cathode (22). The method of fabricating the device (10) comprises the steps of depositing the N-drift region (16) on the N+ substrate (18), implanting boron into the N-drift region (16) to create a P-body region (14), forming a layer of titanium silicide (56) on the P-body region (14), and concentrating a portion of the implanted boron at the interface region between the layer of titanium silicide (56) and the P-body region (14) to create the ?P++ layer (12) of supersaturated P-doped silicon.Type: GrantFiled: March 9, 2007Date of Patent: December 7, 2010Assignee: Diodes Fabtech Inc.Inventors: Roman J. Hamerski, Zerui Chen, James Man-Fai Hong, Johnny Duc Van Chiem, Christopher D. Hruska, Timothy Eastman
-
Publication number: 20100301384Abstract: A diode for fast switching applications includes a base layer of a first conductivity type with a first main side and a second main side opposite the first main side, an anode layer of a second conductivity type, which is arranged on the second main side, a plurality of first zones of the first conductivity type with a higher doping concentration than the base layer, and a plurality of second zones of the second conductivity type. The first and second zones are arranged alternately on the first main side. A cathode electrode is arranged on top of the first and second zones on the side of the zones which lies opposite the base layer, and a anode electrode is arranged on top of the anode layer on the side of the anode layer which lies opposite the base layer. The base layer includes a first sublayer, which is formed by the second main sided part of the base layer, and a second sublayer, which is formed by the first main sided part of the base layer.Type: ApplicationFiled: June 21, 2010Publication date: December 2, 2010Applicant: ABB TECHNOLOGY AGInventors: Iulian NISTOR, Arnost Kopta, Tobias Wikstroem
-
Patent number: 7816662Abstract: An RF nanoswitch which can reduce a loss in RF signal. The RF nanoswitch includes a first electrode unit connected to one terminal of a driving power supply, a second electrode connected to the other terminal of the driving power supply, and a dielectric material selectively coming into contact with at least one of the first electrode unit and the second electrode, depending on whether or not power is applied from the driving power supply.Type: GrantFiled: November 16, 2009Date of Patent: October 19, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-ha Shim, Kuang-woo Nam, Seok-chul Yun, In-sang Song
-
Patent number: 7812367Abstract: In one embodiment, a two terminal multi-channel ESD device is configured to include a zener diode and a plurality of P-N diodes.Type: GrantFiled: October 15, 2008Date of Patent: October 12, 2010Assignee: Semiconductor Components Industries, LLCInventors: Ali Salih, Mingjiao Liu, Thomas Keena
-
Patent number: 7786504Abstract: The present invention discloses a bidirectional PNPN silicon-controlled rectifier comprising: a p-type substrate; a N-type epitaxial layer; a P-type well and two N-type wells all formed inside the N-type epitaxial layer with the two N-type wells respectively arranged at two sides of the P-type well; a first semiconductor area, a second semiconductor area and a third semiconductor area all formed inside the P-type well and all coupled to an anode, wherein the second semiconductor area and the third semiconductor area are respectively arranged at two sides of the first semiconductor area, and wherein the first semiconductor area is of first conduction type, and the second semiconductor area and the third semiconductor area are of second conduction type; and two P-type doped areas respectively formed inside the N-type wells, wherein each P-type doped area has a fourth semiconductor area neighboring the P-type well and a fifth semiconductor area, and wherein both the fourth semiconductor area and the fifth semicoType: GrantFiled: March 20, 2008Date of Patent: August 31, 2010Assignee: Amazing Microelectronic Corp.Inventors: Wen-Yi Chen, Ryan Hsin-Chin Jiang, Ming-Dou Ker
-
Patent number: 7737465Abstract: The present invention provides a semiconductor apparatus for improving a switching speed and a withstand voltage, and a manufacturing method of the semiconductor apparatus.Type: GrantFiled: November 10, 2008Date of Patent: June 15, 2010Assignee: Panasonic CorporationInventor: Ryo Yoshii
-
Publication number: 20100127304Abstract: A bipolar semiconductor device and manufacturing method. One embodiment provides a diode structure including a structured emitter coupled to a first metallization is provided. The structured emitter includes a first weakly doped semiconductor region of a first conductivity type which forms a pn-load junction with a weakly doped second semiconductor region of the diode structure. The structured emitter includes at least a highly doped first semiconductor island of the first conductivity type which at least partially surrounds a highly doped second semiconductor island of the second conductivity type.Type: ApplicationFiled: November 26, 2008Publication date: May 27, 2010Applicant: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Frank Pfirsch
-
Publication number: 20100117116Abstract: An integrated circuit arrangement includes a Shockley diode or a thyristor. An inner region of the diode or of the thyristor is completely or partially shielded during the implantation of a p-type well. This gives rise to a Shockley diode or a thyristor having improved electrical properties, in particular with regard to the use as an ESD protection element.Type: ApplicationFiled: January 20, 2010Publication date: May 13, 2010Inventors: Ulrich Glaser, Harald Gossner, Kai Esmark
-
Patent number: 7696528Abstract: A thyristor has a radiation-sensitive breakdown structure (20), a gate electrode (92) that is placed at a distance from the latter in a lateral direction and an ignition stage structure having at least one ignition stage (51, 91) equipped with an n-doped auxiliary emitter (51), which forms a pn-junction (55) together with the p-doped base (6), the thyristor being both electrically and radiation-ignited. In a method for contacting a thyristor that can be ignited by radiation with a gate electrode (92), a contact ram (200) that is adapted to the geometry of the gate electrode (92) is pressed against the thyristor. In a method for monitoring the ignition of a thyristor that is ignited by incident radiation, the electric voltage that is applied to the gate electrode (92) or the electrically conductive electrode (105, 201) is monitored.Type: GrantFiled: November 21, 2006Date of Patent: April 13, 2010Assignee: Infineon Technologies AGInventors: Uwe Kellner-Werdehausen, Franz-Josef Niedernostheide, Hans-Joachim Schulze, Jörg Dorn
-
Publication number: 20100078673Abstract: A semiconductor component in which the active junctions extend perpendicularly to the surface of a semiconductor chip substantially across the entire thickness thereof. The contacts with the regions to be connected are provided by conductive fingers substantially crossing the entire region with which a contact is desired to be established.Type: ApplicationFiled: December 7, 2009Publication date: April 1, 2010Applicant: STMicroelectronics S.A.Inventor: Jean-Luc Morand
-
Publication number: 20100072512Abstract: A Break Over Diode (“BOD”) device is a gate-less two terminal high power semiconductor switch in which transitions from a blocking state to a conducting state are triggered by a dV/dt pulse to the anode. The BOD device can be thought of as two cross-coupled PNP and NPN transistors, and includes both anode and cathode shorts which reduce the gain of the NPN and PNP transistors by shunting some current away from their bases directly to their emitters, thereby improving blocking. Moreover, the anode and cathode shorts in conjunction with the device blocking junction form PN diodes which are distributed throughout the bulk of the material and function as anti-parallel diodes to the base-emitter junctions of the PNP and NPN transistors, which enables the BOD device to handle a larger current reversal for a longer period of time. The P base layer may be made thin to decrease the voltage fall time from full blocking to full conduction, and the cathode and anode shorts may be provided in a honeycomb pattern.Type: ApplicationFiled: September 23, 2008Publication date: March 25, 2010Inventors: David M. Giorgi, Tajchai Navapanich
-
Patent number: 7679103Abstract: An integrated circuit arrangement includes a Shockley diode or a thyristor. An inner region of the diode or of the thyristor is completely or partially shielded during the implantation of a p-type well. This gives rise to a Shockley diode or a thyristor having improved electrical properties, in particular with regard to the use as an ESD protection element.Type: GrantFiled: November 27, 2006Date of Patent: March 16, 2010Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Harald Gossner, Kai Esmark
-
Publication number: 20090321783Abstract: A semiconductor device which includes a semiconductor chip; an electrically conductive base electrode bonded to the lower surface of the semiconductor chip by a first bonding member; an electrically conductive lead electrode bonded to the upper surface of the semiconductor chip by a second bonding member; and a first stress relief member for reducing stress developed in the first bonding member due to the difference in thermal expansion between the semiconductor chip and the base electrode, wherein both the base electrode and the first stress relief member are in direct contact with the lower surface of the first bonding member.Type: ApplicationFiled: June 29, 2009Publication date: December 31, 2009Inventors: Shinji Hiramitsu, Hiroyuki Ohta, Koji Sasaki, Masato Nakamura, Osamu Ikeda, Satoshi Matsuyoshi
-
Patent number: 7638790Abstract: An RF nanoswitch which can reduce a loss in RF signal. The RF nanoswitch includes a first electrode unit connected to one terminal of a driving power supply, a second electrode connected to the other terminal of the driving power supply, and a dielectric material selectively coming into contact with at least one of the first electrode unit and the second electrode, depending on whether or not power is applied from the driving power supply.Type: GrantFiled: October 19, 2005Date of Patent: December 29, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-ha Shim, Kuang-woo Nam, Seok-chul Yun, In-sang Song
-
Publication number: 20090309128Abstract: A high-voltage, low-leakage, bidirectional electrostatic discharge (ESD, or other electrical overstress) protection device includes a doped well disposed between the terminal regions and the substrate. The device includes an embedded diode for conducting current in one direction, and a transistor feedback circuit for conducting current in the other direction. Variations in the dimensions and doping of the doped well, as well as external passive reference via resistor connections, allow the circuit designer to flexibly adjust the operating characteristics of the device, such as trigger voltage and turn-on speed, to suit the required mixed-signal operating conditions.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Applicant: ANALOG DEVICES, INC.Inventors: Javier A. Salcedo, Jean-Jacques Hajjar, Todd Thomas
-
Publication number: 20090303772Abstract: A memory using mixed valence conductive oxides is disclosed. The memory includes a mixed valence conductive oxide that is less conductive in its oxygen deficient state and a mixed electronic ionic conductor that is an electrolyte to oxygen and promotes an electric field effective to cause oxygen ionic motion.Type: ApplicationFiled: June 18, 2009Publication date: December 10, 2009Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: Darrell Rinerson, Christophe Chevallier, Wayne Kinney, Roy Lambertson, John E. Sanchez, JR., Lawrence Schloss, Philip Swab, Edmond Ward
-
Patent number: 7630227Abstract: Systems and methods are disclosed to process a semiconductor substrate by fabricating a first layer on the substrate using semiconductor fabrication techniques; fabricating a second layer above the first layer having one or more NANO-bonding areas; self-assembling one or more NANO-elements; and bonding the NANO-elements to the NANO-bonding areas.Type: GrantFiled: January 5, 2009Date of Patent: December 8, 2009Inventor: Bao Tran
-
Patent number: 7622752Abstract: A Schottky diode with a vertical barrier extending perpendicularly to the surface of a semiconductor chip having a vertical central metal conductor in contact on the one hand with the substrate of the semiconductor chip with an interposed interface forming a Schottky barrier, and on the other hand with radially-extending conductive fingers.Type: GrantFiled: December 23, 2005Date of Patent: November 24, 2009Assignees: STMicroelectronics S.A., STMicroelectronics MarocInventors: Frédéric Lanois, Sylvain Nizou
-
Patent number: 7608867Abstract: A vertical IMOS-type transistor including: a stack of a first semiconductor portion doped with dopant elements of a first type, of a second substantially undoped intrinsic semiconductor portion, and of a third semiconductor portion doped with dopant elements of a second type forming a PIN-type diode; and a conductive gate placed against the stack with an interposed insulating layer.Type: GrantFiled: March 30, 2006Date of Patent: October 27, 2009Assignee: STMicroelectronics Crolles 2 SASInventors: Clément Charbuillet, Thomas Skotnicki, Alexandre Villaret
-
Publication number: 20090236631Abstract: The present invention discloses a bidirectional PNPN silicon-controlled rectifier comprising: a p-type substrate; a N-type epitaxial layer; a P-type well and two N-type wells all formed inside the N-type epitaxial layer with the two N-type wells respectively arranged at two sides of the P-type well; a first semiconductor area, a second semiconductor area and a third semiconductor area all formed inside the P-type well and all coupled to an anode, wherein the second semiconductor area and the third semiconductor area are respectively arranged at two sides of the first semiconductor area, and wherein the first semiconductor area is of first conduction type, and the second semiconductor area and the third semiconductor area are of second conduction type; and two P-type doped areas respectively formed inside the N-type wells, wherein each P-type doped area has a fourth semiconductor area neighboring the P-type well and a fifth semiconductor area, and wherein both the fourth semiconductor area and the fifth semicoType: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Inventors: Wen-Yi Chen, Ryan Hsin-Chin Jiang, Ming-Dou Ker
-
Publication number: 20090230500Abstract: A semiconductor device equipped with a primary semiconductor element and a temperature detecting element for detecting a temperature of the primary semiconductor element. The device includes a first semiconductor layer of a first conductivity type that forms the primary semiconductor element. A second semiconductor region of a second conductivity type is provided in the first semiconductor layer. A third semiconductor region of the first conductivity type is provided in the second semiconductor region. The temperature detecting element is provided in the third semiconductor region and is separated from the first semiconductor layer by a PN junction.Type: ApplicationFiled: January 30, 2009Publication date: September 17, 2009Applicant: Fuji Electric Device Technology Co., LtdInventors: Koh Yoshikawa, Tomoyuki Yamazaki, Yuichi Onozawa
-
Publication number: 20090224284Abstract: A semiconductor substrate and a method of its manufacture has a semiconductor substrate having a carbon concentration in a range of 6.0×1015 to 2.0×1017 atoms/cm3, both inclusively. One principal surface of the substrate is irradiated with protons and then heat-treated to thereby form a broad buffer structure, namely a region in a first semiconductor layer where a net impurity doping concentration is locally maximized. Due to the broad buffer structure, lifetime values are substantially equalized in a region extending from an interface between the first semiconductor layer and a second semiconductor layer formed on the first semiconductor layer to the region where the net impurity doping concentration is locally maximized. In addition, the local minimum of lifetime values of the first semiconductor layer becomes high.Type: ApplicationFiled: February 8, 2009Publication date: September 10, 2009Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventor: Michio NEMOTO
-
Patent number: 7538362Abstract: The invention relates to a lateral semiconductor diode, in which contact metal fillings (6, 7), which run in trenches (3, 4) in particular in a silicon carbide body (1, 2), are interdigitated at a distance from one another, and a rectifying Schottky or pn junction (18) is provided.Type: GrantFiled: August 29, 2005Date of Patent: May 26, 2009Assignee: Infineon Technologies AGInventors: Gabriel Konrad Dehlinger, Michael Treu
-
Patent number: 7538412Abstract: A semiconductor device includes a semiconductor material, the semiconductor material including a base region and a field stop zone including a first side adjacent the base region and a second side opposite the first side. The field stop zone includes a first dopant implant and a second dopant implant. The first dopant implant has a first dopant concentration maximum and the second dopant implant has a second dopant concentration maximum with the first dopant concentration maximum being less than the second dopant concentration maximum, and being located closer to the second side than the second dopant concentration maximum.Type: GrantFiled: June 30, 2006Date of Patent: May 26, 2009Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Helmut Strack, Carsten Schaeffer, Frank Pfirsch
-
Patent number: 7511297Abstract: A phase change memory device and a method of fabricating the same are disclosed. The phase change memory device includes a first conductor pattern having a first conductivity type and a sidewall. A second conductor pattern is connected to the sidewall of the first conductor pattern to form a diode. A phase change layer is electrically connected to the second conductor pattern and a top electrode is connected to the phase change layer.Type: GrantFiled: September 14, 2007Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hoon Jang, Ki-Nam Kim, Soon-Moon Jung
-
Patent number: 7498617Abstract: A III-nitride power device that includes a Schottky electrode integrated with a power switch. The combination is used in power supply circuits such as a boost converter circuit.Type: GrantFiled: February 2, 2006Date of Patent: March 3, 2009Assignee: International Rectifier CorporationInventor: Daniel M. Kinzer
-
Patent number: 7489537Abstract: A memory device includes an array of memory cells disposed in rows and columns and constructed over a substrate, each memory cell comprising a first signal electrode, a second signal electrode, and a nano-layer disposed in the intersecting region between the first signal electrode and the second signal electrode; a plurality of word lines each connecting the first signal electrodes of a row of memory cells; and a plurality of bit lines each connecting the second signal electrodes of a column of memory cells.Type: GrantFiled: October 4, 2007Date of Patent: February 10, 2009Inventor: Bao Tran
-
Patent number: 7417265Abstract: In one embodiment, a Schottky diode structure comprises a Schottky barrier layer in contact with a semiconductor material through a Schottky contact opening. A conductive ring is formed adjacent the Schottky contact opening and is separated from the semiconductor material by a thin insulating layer. Another insulating layer is formed overlying the structure, and a contact opening is formed therein. The contact opening is wider than the Schottky contact opening and exposes portions of the conductive ring. A Schottky barrier metal is formed in contact with the semiconductor material through the Schottky contact opening, and is formed in further+contact with the conductive ring.Type: GrantFiled: February 3, 2006Date of Patent: August 26, 2008Assignee: Semiconductor Components Industries, L.L.C.Inventor: Antonin Rozsypal
-
Publication number: 20080128742Abstract: An apparatus for switching microwave signals includes a plurality of input lines, a plurality of output lines; and a plurality of thyristors. Each thyristor has a lower conducting surface that is electrically connected to one of the input lines and an upper conducting surface that is electrically connected to one of the output lines. A selected thyristor transmits a microwave signal between a selected input line and a selected output line in an ON state and blocks the microwave signal between the selected input line and the selected output line in an OFF state.Type: ApplicationFiled: April 16, 2007Publication date: June 5, 2008Applicant: TeraBurst Networks, Inc.Inventors: Jules D. Levine, Ross LaRue, Stanley Freske, Thomas Holden
-
Patent number: 7368760Abstract: A low parasitic capacitance Schottky diode including a lightly doped polycrystalline silicon island that is formed on a shallow trench isolation (STI) pad such that the polycrystalline silicon island is entirely isolated from an underlying silicon substrate by the STI pad. The resulting structure reduces leakage and capacitive coupling to the substrate. Silicide contact structures are attached to lightly-doped and heavily-doped regions of the polycrystalline silicon island to form the Schottky junction and Ohmic contact, respectively, and are connected by metal structures to other components formed on the silicon substrate. The STI pad, polycrystalline silicon island, and silicide/metal contacts are formed using a standard CMOS process flow to minimize cost. A bolometer detector is provided by measuring current through the diode in reverse bias. An array of such detectors comprises an infrared or optical image sensor.Type: GrantFiled: May 23, 2005Date of Patent: May 6, 2008Assignee: Tower Semiconductor Ltd.Inventors: Sharon Levin, Shye Shapira, Ira Noat
-
Patent number: 7330369Abstract: Systems and methods are disclosed to process a semiconductor substrate by fabricating a first layer on the substrate using semiconductor fabrication techniques; fabricating a second layer above the first layer having one or more NANO-bonding areas; self-assemblying one or more NANO-elements; and bonding the NANO-elements to the NANO-bonding areas.Type: GrantFiled: February 23, 2005Date of Patent: February 12, 2008Inventor: Bao Tran
-
Patent number: 7321138Abstract: The invention concerns an asymmetric diac comprising a highly-doped substrate (21) of a first type of conductivity, a lightly-doped epitaxial layer (22) of the second type of conductivity on the upper surface of the substrate (21), a highly-doped region (24) of the first type of conductivity on the side of the upper surface of the epitaxial layer, a region (23) of the second type of conductivity more doped than the epitaxial layer beneath the region (24) of the first type of conductivity and not overlapping relative thereto, a channel retaining ring (25) of the second type of conductivity more doped than the epitaxial layer, outside the first region, and a wall (26) of the first type of conductivity outside said ring, joining the substrate.Type: GrantFiled: October 12, 2001Date of Patent: January 22, 2008Assignee: STMicroelectronics S.A.Inventor: Gérard Ducreux
-
Patent number: 7309905Abstract: A system and method is disclosed for implementing a new bipolar-based silicon controlled rectifier (SCR) circuit for an electrostatic discharge (ESD) protection. The SCR circuit comprises a bipolar device to be formed on a semiconductor substrate. The bipolar device comprises at least an N-well for providing a high resistance and a P+ material to be used as a collector thereof for further providing a high resistance. At least an Nmoat guard ring and a Pmoat guard ring surround the bipolar device, wherein when an ESD event occurs, the high resistance provided by the N-well and the P+ material of the bipolar device increases a turn-on speed.Type: GrantFiled: February 25, 2005Date of Patent: December 18, 2007Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Kuo-Feng Yu, Jian-Hsing Lee, Jiaw-Ren Shih, Fu Chin Yang
-
Patent number: 7279726Abstract: An ESD protection device for protecting a circuit against electrostatic discharges. The ESD protection device having a series circuit of N diodes, each diode comprising an anode and a cathode. The series circuit being connected between two supply potentials. The diodes being so arranged that a spatial distance between the anode of a first diode and the cathode of an Nth diode of the series circuit is less than a maximum distance between the anode or cathode of a first spatially outer diode of the series circuit and the anode or cathode of a second spatially outer diode of the series circuit.Type: GrantFiled: April 26, 2006Date of Patent: October 9, 2007Assignee: Infineon Technologies AGInventors: Kai Esmark, Ulrich Glaser, Martin Streibl
-
Patent number: 7260939Abstract: A method of manufacturing a thermal transfer device including providing first and second thermally conductive substrates that are substantially atomically flat, providing a patterned electrical barrier having a plurality of closed shapes on the first thermally conductive substrate and providing a nanotube catalyst material on the first thermally conductive substrate in a nanotube growth area oriented within each of the plurality of closed shapes of the patterned electrical barrier. The method also includes orienting the second thermally conductive substrate opposite the first thermally conductive substrate such that the patterned electrical barrier is disposed between the first and second thermally conductive substrates and providing a precursor gas proximate the nanotube catalyst material to facilitate growth of nanotubes in the nanotube growth areas from the first thermally conductive substrate toward, and limited by, the second thermally conductive substrate.Type: GrantFiled: December 17, 2004Date of Patent: August 28, 2007Assignee: General Electric CompanyInventor: Stanton Earl Weaver, Jr.
-
Patent number: 7190006Abstract: The invention concerns at disc comprising a highly-doped substrate (20) of a first type of conductivity, a lightly-doped epitaxial layer (22) of the second type of conductivity including in the neighbourhood of the substrate (20) a more highly-doped part (21), a highly-doped region (24) of the first type of conductivity on the side of the upper surface of the epitaxial layer, a region (23) of the second type of conductivity more doped than the epitaxial layer beneath the region (24) of the first type of conductivity and not overlapping relative thereto, a channel retaining ring (25) of the second type of conductivity more highly doped than the epitaxial layer, outside the first region, a wall (26) of the first type of conductivity outside said ring, joining the substrate.Type: GrantFiled: October 12, 2001Date of Patent: March 13, 2007Assignee: STMicroelectronics S.A.Inventor: Gérard Ducreux
-
Patent number: 7135717Abstract: The purpose of the present invention is to provide a small-sized switch attaining high isolation of not less than 80 dB, maintaining low insertion loss also in high frequencies not less than 60 GHz. A semiconductor switch according to the present invention utilizes FETs a gate electrode, a source electrode, and a drain electrode of each of which are formed on a semiconductor. The source electrode and the drain electrode are connected with the earth as well as are disposed in parallel to each other, and the gate electrode is formed between the source electrode and the drain electrode, and both the ends of the gate electrode are connected to the first input-output terminal 1 and the second input-output terminal.Type: GrantFiled: December 15, 2003Date of Patent: November 14, 2006Assignee: Nec Electronics CorporationInventor: Hiroshi Mizutani
-
Patent number: 7071498Abstract: Gallium nitride material devices and methods of forming the same are provided. The devices include an electrode-defining layer. The electrode-defining layer typically has a via formed therein in which an electrode is formed (at least in part). Thus, the via defines (at least in part) dimensions of the electrode. In some cases, the electrode-defining layer is a passivating layer that is formed on a gallium nitride material region.Type: GrantFiled: December 17, 2003Date of Patent: July 4, 2006Assignee: Nitronex CorporationInventors: Jerry W. Johnson, Robert J. Therrien, Andrei Vescan, Jeffrey D. Brown
-
Patent number: 7057213Abstract: Electron-hole production at a Schottky barrier has recently been observed experimentally as a result of chemical processes. This conversion of chemical energy to electronic energy may serve as a basic link between chemistry and electronics and offers the potential for generation of unique electronic signatures for chemical reactions and the creation of a new class of solide state chemical sensors. Detection of the following chemical species was established: hydrogen, deuterium, carbon monoxide, molecular oxygen. The detector (1b) consists of a Schottky diode between an Si layer and an ultrathin metal layer with zero force electrical contacts.Type: GrantFiled: May 14, 2004Date of Patent: June 6, 2006Assignee: Adrena, Inc.Inventors: Eric W. McFarland, Henry W. Weinberg, Hermann Nienhaus, Howard S. Bergh, Brian Gergen, Arunava Mujumdar
-
Patent number: 7034385Abstract: A semiconductor package which includes a die pad that is exposed through the top surface of its molded housing, a semiconductor die having one power electrode electrically and mechanically connected to the underside of the die pad, and another power electrode electrically connected to a lead.Type: GrantFiled: August 5, 2004Date of Patent: April 25, 2006Assignee: International Rectifier CorporationInventor: John Ambrus
-
Patent number: 7002187Abstract: An integrated Schottky diode and method of manufacture of such a diode is disclosed. In a first aspect, a Schottky diode comprises a semiconductor substrate. The semiconductor substrate includes an epitaxial layer (EPI) on the substrate region. The diode includes a plurality of guard rings in the EPI layer and a plurality of oxidized slots. Finally, the diode includes metal within the plurality of slots to form a Buried Power Buss. A portion of the metal is completely oxide isolated from the other elements of the diode. In a second aspect, a method for manufacturing a Schottky diode comprises providing a substrate region, A buried N+ region providing an epitaxial (EPI) layer. The method also includes providing a plurality of guard rings in the EPI layer and providing a plurality of slots in the semiconductor substrate that is in contact with the EPI layer and the substrate region.Type: GrantFiled: June 9, 2003Date of Patent: February 21, 2006Assignee: Micrel, Inc.Inventor: John Durbin Husher
-
Patent number: 6965129Abstract: Switching operations, such as those used in memory devices, are enhanced using a thyristor-based semiconductor device adapted to switch between a blocking state and a conducting state. According to an example embodiment of the present invention, a thyristor-based semiconductor device includes a thyristor having first and second base regions coupled between first and second emitter regions, respectively. A first control port capacitively couples a first signal to the first base region, and a second control port capacitively couples a second signal to the second base region. Each of the first and second signals have a charge that is opposite in polarity, and the opposite polarity signals effect the switching of the thyristor at a lower power, relative to the power that would be required to switch the thyristor having only one control port.Type: GrantFiled: November 6, 2002Date of Patent: November 15, 2005Assignee: T-Ram, Inc.Inventors: Andrew Horch, Scott Robins, Farid Nemati
-
Patent number: 6956249Abstract: The invention relates to a semiconductor component which is capable of blocking such as an (IGBT), a thyristor, a GTO or diodes, especially schottky diodes. An insulator profile section (10a, 10b, 10c, 10d, 11) provided in the border area of an anode metallic coating (1, 31) is fixed (directly in the edge area) on the substrate (9) of the component. The insulator profile has a curved area (KB) and a base area (SB), said curved area having a surface (OF) which begins flat and curves outward and upward in a steadily increasing manner. A metallic coating (MET1; 30a, 30b, 30c, 30d, 31b) is deposited on the surface (OF). Said coating directly follows the surface curvature and laterally extends the inner anode metallic coating. The upper end of the curved metallic coating (MET1; 30a, 30b . . . ) is distanced and insulated from one of these surrounding outer metallic coatings (MET2; 3) by the surrounding base area (SB) of the insulator profile (10a, . . .Type: GrantFiled: September 23, 2003Date of Patent: October 18, 2005Assignee: Fraunhoffer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V.Inventors: Roland Sittig, Detlef Nagel, Ralf-Ulrich Dudde, Bernd Wagner, Klaus Reimer
-
Patent number: 6940104Abstract: A cascaded diode structure with a deep N-well for effectively reducing the leakage current of the P-type substrate by floating the base of a parasitic transistor in the cascaded diode structure. The cascaded diode structure includes a P-type substrate, a deep N-well formed on the P-type substrate, a plurality of elemental diodes formed on the deep N-well, and a plurality of connecting parts for cascading the elemental diodes. Each elemental diode includes a P-well formed on the deep N-well, a heavily doped P-type region formed on the P-well, and a heavily doped N-type region formed on the P-well.Type: GrantFiled: May 13, 2004Date of Patent: September 6, 2005Assignee: Realtek Semiconductor Corp.Inventors: Ta-Hsun Yeh, Chao-Cheng Lee, Tay-Her Tsaur
-
Patent number: 6936850Abstract: The semiconductor device includes a first semiconductor region made from n-conducting SiC and a second semiconductor region made from p-conducting SiC. A Schottky contact layer electrically contacts the first semiconductor region, and an ohmic p-contact layer electrically contacts the second semiconductor region. Both contact layers consist of a nickel-aluminum material. This allows both contact layers to be annealed together without adversely effecting the Schottky contact behavior.Type: GrantFiled: March 22, 2002Date of Patent: August 30, 2005Assignee: SiCED Electronics Development GmbH & Co. KGInventors: Peter Friedrichs, Dethard Peters, Reinhold Schoerner