Surface Feature (e.g., Guard Ring, Groove, Mesa, Etc.) Patents (Class 257/170)
-
Patent number: 8564024Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: GrantFiled: April 9, 2009Date of Patent: October 22, 2013Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Ashok Challa, Daniel M. Kinzer, Dean E. Probst
-
Patent number: 8502385Abstract: A power semiconductor device has the power semiconductor elements having back surfaces bonded to wiring patterns and surface electrodes, cylindrical communication parts having bottom surfaces bonded on the surface electrodes of the power semiconductor elements and/or on the wiring patterns, a transfer mold resin having concave parts which expose the upper surfaces of the communication parts and cover the insulating layer, the wiring patterns, and the power semiconductor elements. External terminals have one ends inserted in the upper surfaces of the communication parts and the other ends guided upward, and at least one external terminal has, between both end parts, a bent area which is bent in an L shape and is embedded in the concave part of the transfer mold resin.Type: GrantFiled: June 1, 2011Date of Patent: August 6, 2013Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Tetsuya Ueda
-
Publication number: 20130099280Abstract: An overvoltage protection devices operable to provide protection against overvoltage events of positive and negative polarity, comprising: an N P N semiconductor structure defining: a first N-type region; a first P-type region; and a second N-type region; wherein one of the first or second N-type regions is connected to a terminal, conductor or node that is to be protected against an overvoltage event, and the other one of the first or second N-type regions is connected to a reference, and wherein a field plate is in electrical contact with the first P-type region, and the field plate overlaps with but is isolated from portions of the first and second N type regions.Type: ApplicationFiled: October 21, 2011Publication date: April 25, 2013Applicant: ANALOG DEVICES, INC.Inventor: Edward Coyne
-
Patent number: 8344416Abstract: An integrated circuit includes at least one transistor over a substrate. A first guard ring is disposed around the at least one transistor. The first guard ring has a first type dopant. A second guard ring is disposed around the first guard ring. The second guard ring has a second type dopant. A first doped region is disposed adjacent to the first guard ring. The first doped region has the second type dopant. A second doped region is disposed adjacent to the second guard ring. The second doped region has the first type dopant. The first guard ring, the second guard ring, the first doped region, and the second doped region are capable of being operable as a first silicon controlled rectifier (SCR) to substantially release an electrostatic discharge (ESD).Type: GrantFiled: May 11, 2010Date of Patent: January 1, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Song Sheu, Jian-Hsing Lee, Yu-Chang Jong, Chun-Chien Tsai
-
Publication number: 20120286327Abstract: An overvoltage protection device in combination with a filter, the overvoltage protection device having a first node for connection to a node to be protected, a second node for connection to a discharge node; and a control node; and wherein the filter comprises at least one of: (a) a capacitor connected between the first node and the discharge node; (b) a capacitor connected between the control node and the discharge node; or (c) an inductor in series connection with the first node.Type: ApplicationFiled: March 30, 2012Publication date: November 15, 2012Applicant: ANALOG DEVICES, INC.Inventor: Edward Coyne
-
Patent number: 8274080Abstract: A semiconductor wafer includes semiconductor chip areas on a semiconductor substrate, the semiconductor chip areas having thereon semiconductor circuit patterns and inner guard ring patterns surrounding the semiconductor circuit patterns; and scribe lanes on the semiconductor substrate between the semiconductor chip areas, the scribe lanes having thereon outer guard ring patterns surrounding the inner guard ring patterns and a process monitoring pattern between the outer guard ring patterns, the outer guard ring patterns and the process monitoring pattern being merged with each other.Type: GrantFiled: October 15, 2009Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Hyun Han
-
Patent number: 8242573Abstract: There are provided a semiconductor device and a method of forming the same. The semiconductor device may include a semiconductor substrate including a digital circuit region and an analog circuit region, a device isolation layer on the boundary between the digital circuit region and the analog circuit region, a conductive region adjacent to the side surface and the bottom surface of the isolation layer, and a ground pad which is electrically connected to the conductive region and to which a ground voltage is applied.Type: GrantFiled: January 8, 2008Date of Patent: August 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Su Kim, Jin-Sung Lim
-
Patent number: 8232593Abstract: A power semiconductor device according to an embodiment of the present invention includes a first semiconductor layer of a first or second conductivity type, a second semiconductor layer of the first conductivity type formed on the first semiconductor layer, a third semiconductor layer of the second conductivity type selectively formed on a surface of the second semiconductor layer, at least one trench formed in a periphery of the third semiconductor layer on the surface of the second semiconductor layer, a depth of a bottom surface of the at least one trench being deeper than a bottom surface of the third semiconductor layer, and shallower than a top surface of the first semiconductor layer, and some or all of the at least one trench being in contact with a side surface of the third semiconductor layer, at least one insulator buried in the at least one trench, a first main electrode electrically connected to the first semiconductor layer, and a second main electrode electrically connected to the third semicoType: GrantFiled: February 26, 2010Date of Patent: July 31, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Wataru Saito, Syotaro Ono, Hiroshi Ohta, Munehisa Yabuzaki, Nana Hatano, Miho Watanabe
-
Patent number: 8227892Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programmable attenuation and a programmable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors with shields to increase circuit Q. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: March 25, 2010Date of Patent: July 24, 2012Assignee: Broadcom CorporationInventor: James Y. C. Chang
-
Patent number: 8198651Abstract: A semiconductor device for protecting against an electro static discharge is disclosed. In one embodiment, the semiconductor device includes a first low doped region disposed in a substrate, a first heavily doped region disposed within the first low doped region, the first heavily doped region comprising a first conductivity type, and the first low doped region comprising a second conductivity type, the first and the second conductivity types being opposite, the first heavily doped region being coupled to a node to be protected. The semiconductor device further includes a second heavily doped region coupled to a first power supply potential node, the second heavily doped region being separated from the first heavily doped region by a portion of the first low doped region, and a second low doped region disposed adjacent the first low doped region, the second low doped region comprising the first conductivity type.Type: GrantFiled: October 13, 2008Date of Patent: June 12, 2012Assignee: Infineon Technologies AGInventors: Gernot Langguth, Wolfgang Soldner, Cornelius Christian Russ
-
Patent number: 8110853Abstract: A semiconductor structure. The semiconductor structure includes a semiconductor substrate, a first transistor on the semiconductor substrate, and a guard ring on the semiconductor substrate. The semiconductor substrate includes a top substrate surface which defines a reference direction perpendicular to the top substrate surface. The guard ring includes a semiconductor material doped with a doping polarity. A first doping profile of a first doped transistor region of the first transistor in the reference direction and a second doping profile of a first doped guard-ring region of the guard ring in the reference direction are essentially a same doping profile. The guard ring forms a closed loop around the first transistor.Type: GrantFiled: June 1, 2009Date of Patent: February 7, 2012Assignee: International Business Machines CorporationInventor: Steven Howard Voldman
-
Patent number: 8108185Abstract: Provided is a method for modeling an ESD breakdown current. According to one variation, a first proportional constant is based on a circumference of the ESD protection device and a second proportional constant based on an area of the ESD protection device. A dual first order equation is derived by sampling circumferences and areas of two ESD protection devices. According to another variation, an equation is defined in which a third value (an ESD breakdown current) is a sum of a first value and a second value, the first value being obtained by multiplying a circumference of an ESD protection device by a first proportional constant, the second value being obtained by multiplying an area of the ESD protection device by a second proportional constant. Then, circumferences and areas of first and second ESD protection samples are calculated. Next, first and second equations are derived by reflecting the first and second circumferences and areas to the equation.Type: GrantFiled: December 18, 2008Date of Patent: January 31, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chang Soo Jang
-
Patent number: 8093676Abstract: A semiconductor component includes a semiconductor body having a first side, a second side, an edge delimiting the semiconductor body in a lateral direction, an inner region and an edge region. A first semiconductor zone of a first conduction type is arranged in the inner region and in the edge region. A second semiconductor zone of a second conduction type is arranged in the inner region and adjacent to the first semiconductor zone. A trench is arranged in the edge region and has first and second sidewalls and a bottom, and extends into the semiconductor body. A doped first sidewall zone of the second conduction type is adjacent to the first sidewall of the trench. A doped second sidewall zone of the second conduction type is adjacent to the second sidewall of the trench. A doped bottom zone of the second conduction type is adjacent to the bottom of the trench. Doping concentrations of the sidewall zones are lower than a doping concentration of the bottom zone.Type: GrantFiled: July 2, 2008Date of Patent: January 10, 2012Assignee: Infineon Technologies Austria AGInventor: Gerhard Schmidt
-
Patent number: 8076749Abstract: A semiconductor device includes: a first insulating layer; a semiconductor layer provided on the first insulating layer; a first semiconductor region selectively provided in the semiconductor layer; a second semiconductor region selectively provided in the semiconductor layer and spaced from the first semiconductor region; a first main electrode provided in contact with the first semiconductor region; a second main electrode provided in contact with the second semiconductor region; a second insulating layer provided on the semiconductor layer; a first conductive material provided in the second insulating layer above a portion of the semiconductor layer located between the first semiconductor region and the second semiconductor region; and a second conductive material provided in a trench provided in a portion of the semiconductor layer opposed to the first conductive material, being in contact with the first conductive material, and reaching the first insulating layer.Type: GrantFiled: February 13, 2008Date of Patent: December 13, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Mitsuhiko Kitagawa
-
Patent number: 8076695Abstract: A semiconductor device comprises a semiconductor substrate having a first semiconductor region of a first semiconductor type, a second semiconductor region of a second conductivity type extended in the first semiconductor region, and a mesa area forming a slope along an outer circumference of the semiconductor substrate; a first electrode provided on a first principal surface of the semiconductor substrate; and a second electrode provided on a second principal surface of the semiconductor substrate that is opposed to the first principal surface; wherein the second semiconductor region comprises a main region provided in the semiconductor substrate while being brought into contact with the first electrode, the main region including an annular portion and diffused portions arranged in a spread manner in an area surrounded by the annular portion; and wherein a portion of the first semiconductor region is interposed between the diffused portions and between the diffused portions and the annular portion; and the dType: GrantFiled: September 30, 2009Date of Patent: December 13, 2011Assignee: Panasonic CorporationInventor: Kenichi Nishimura
-
Patent number: 7968936Abstract: Fashioning a quasi-vertical gated NPN-PNP (QVGNP) electrostatic discharge (ESD) protection device is disclosed. The QVGNP ESD protection device has a well having one conductivity type formed adjacent to a deep well having another conductivity type. The device has a desired holding voltage and a substantially homogenous current flow, and is thus highly robust. The device can be fashioned in a cost effective manner by being formed during a BiCMOS or Smart Power fabrication process.Type: GrantFiled: December 31, 2007Date of Patent: June 28, 2011Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Pinghai Hao
-
Patent number: 7968976Abstract: An embodiment of the present invention is a technique to prevent reliability failures in semiconductor devices. A trench is patterned in a polyimide layer over a guard ring having a top metal layer. A passivation layer is etched at bottom of the trench. A capping layer is deposited on the trench over the etched passivation layer. The capping layer and the top metal layer form a mechanical strong interface to prevent a crack propagation.Type: GrantFiled: March 18, 2010Date of Patent: June 28, 2011Assignee: Intel CorporationInventors: Nicole Meier Chang, George J. Korsh, Shafqat Ahmed, John M. Nugent, Ed Nabighian
-
Patent number: 7952172Abstract: A light receiving element 1 has a semiconductor substrate 101; a first mesa 11 provided over the semiconductor substrate 101, and having an active region and a first electrode (p-side electrode 111) provided over the active region; a second mesa 12 provided over the semiconductor substrate 101, and having a semiconductor layer and a second electrode (n-side electrode 121) provided over the semiconductor layer; and a third mesa 13 provided over the semiconductor substrate 101, and having a semiconductor layer, wherein the third mesa 13 is arranged so as to surround the first mesa 11.Type: GrantFiled: December 20, 2006Date of Patent: May 31, 2011Assignee: NEC CorporationInventors: Sawaki Watanabe, Kazuhiro Shiba, Takeshi Nakata
-
Patent number: 7898056Abstract: Disclosed is a seal-ring architecture that can minimize noise injection from noisy digital circuits to sensitive analog and/or radio frequency (RF) circuits in system-on-a-chip (SoC) applications. In order to improve the isolation, the seal-ring structure contains cuts and ground connections to the segment which is close to the analog circuits. The cuts are such that the architecture is fully compatible with standard design rules and that the mechanical strength of the seal rings is not significantly sacrificed. Some embodiments also include a grounded p-tap ring between the analog circuits and the inner seal ring in order to improve isolation. Some embodiments also include a guard strip between the analog circuits and the digital circuits to minimize the noise injection through the substrate.Type: GrantFiled: December 9, 2008Date of Patent: March 1, 2011Assignee: Alvand Technology, Inc.Inventors: Mansour Keramat, Syed S. Islam, Mehrdad Heshami
-
Patent number: 7898001Abstract: A semiconductor device includes a semiconductor substrate, a photon avalanche detector in the semiconductor substrate. The photon avalanche detector includes an anode of a first conductivity type and a cathode of a second conductivity type. A guard ring is in the semiconductor substrate and at least partially surrounds the photon avalanche detector. A passivation layer of the first conductivity type is in contact with the guard ring to reduce an electric field at an edge of the photon avalanche detector.Type: GrantFiled: December 3, 2008Date of Patent: March 1, 2011Assignees: STMicroelectronics (Research & Development) Limited, The University Court of the University of Edinburgh, Ecole Polytechnique Federale De LausanneInventors: Justin Richardson, Lindsay Grant, Marek Gersbach, Edoardo Charbon, Cristiano Niclass, Robert Henderson
-
Patent number: 7893459Abstract: A semiconductor chip includes a seal ring adjacent to edges of the semiconductor chip; an opening extending from a top surface to a bottom surface of the seal ring, wherein the opening has a first end on an outer side of the seal ring and a second end on an inner side of the seal ring; and a moisture barrier having a sidewall parallel to a nearest side of the seal ring, wherein the moisture barrier is adjacent the seal ring and has a portion facing the opening.Type: GrantFiled: April 10, 2007Date of Patent: February 22, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Jung Wang, Jian-Hong Lin
-
Patent number: 7838377Abstract: A bipolar junction transistor includes a collector having a first conductivity type, a drift layer having the first conductivity type on the collector, a base layer on the drift layer and having a second conductivity type opposite the first conductivity type, a lightly doped buffer layer having the first conductivity type on the base layer and forming a p-n junction with the base layer, and an emitter mesa having the first conductivity type on the buffer layer and having a sidewall. The buffer layer includes a mesa step adjacent to and spaced laterally apart from the sidewall of the emitter mesa, and a first thickness of the buffer layer beneath the emitter mesa is greater than a second thickness of the buffer layer outside the mesa step.Type: GrantFiled: September 9, 2008Date of Patent: November 23, 2010Assignee: Cree, Inc.Inventors: Qingchun Zhang, Anant K. Agarwal
-
Publication number: 20100289057Abstract: An integrated circuit includes at least one transistor over a substrate. A first guard ring is disposed around the at least one transistor. The first guard ring has a first type dopant. A second guard ring is disposed around the first guard ring. The second guard ring has a second type dopant. A first doped region is disposed adjacent to the first guard ring. The first doped region has the second type dopant. A second doped region is disposed adjacent to the second guard ring. The second doped region has the first type dopant. The first guard ring, the second guard ring, the first doped region, and the second doped region are capable of being operable as a first silicon controlled rectifier (SCR) to substantially release an electrostatic discharge (ESD).Type: ApplicationFiled: May 11, 2010Publication date: November 18, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Song SHEU, Jian-Hsing LEE, Yu-Chang JONG, Chun-Chien TSAI
-
Patent number: 7834351Abstract: A semiconductor device is disclosed. The device includes a substrate and a first wiring layer overlying the substrate. The first wiring layer comprises a first wiring area surrounded by a first seal ring. The first seal ring comprises a first monitor circuit isolated by a first dielectric layer embedded in the first seal ring. The first monitor circuit is responsive to a predetermined amount of deformation occurs in the third dielectric layer.Type: GrantFiled: April 21, 2009Date of Patent: November 16, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsien-Wei Chen, Shih-Hsun Hsu, Hsueh-Chung Chen
-
Patent number: 7821028Abstract: A power semiconductor component and a method for producing such a component. The component comprises a semiconductor base body having a first doping. A pn junction is formed in the base body by a contact region having a second doping with a first doping profile. A field ring structure has a second doping with a second doping profile. The contact region and the field ring structure are arranged at respectively assigned first and second partial areas of a first surface of the base body. Both extend into the base body, wherein the base body has, for the field ring structure, a trench-type cutout assigned to each respective field ring, the surface of said cutout following the contour of the assigned doping profile.Type: GrantFiled: December 22, 2008Date of Patent: October 26, 2010Assignee: SEMIKRON Elektronik GmbH & Co. KGInventor: Bernhard König
-
Patent number: 7816706Abstract: The power semiconductor device with a four-layer npnp structure can be turned-off via a gate electrode. The first base layer comprises a cathode base region adjacent to the cathode region and a gate base region adjacent to the gate electrode, but disposed at a distance from the cathode region. The gate base region has the same nominal doping density as the cathode base region in at least one first depth, the first depth being given as a perpendicular distance from the side of the cathode region, which is opposite the cathode metallization. The gate base region has a higher doping density than the cathode base region and/or the gate base region has a greater depth than the cathode base region in order to modulate the field in blocking state and to defocus generated holes from the cathode when driven into dynamic avalanche.Type: GrantFiled: January 16, 2008Date of Patent: October 19, 2010Assignee: ABB Technology AGInventors: Munaf Rahimo, Peter Streit
-
Patent number: 7808014Abstract: A semiconductor device includes a semiconductor layer including a base region of a second conductive type formed in a first surface of the semiconductor layer, an emitter region of the first conductive type formed in the base region, a buffer layer of the first conductive type formed on a second surface of the semiconductor layer, and a collector layer of the second conductive type formed on the buffer layer. The buffer layer has a maximal concentration of the first conductive type impurity of approximately 5 ×1015 cm?3 or less, and the collector layer has a maximal concentration of the second conductive type impurity of approximately 1×1017 cm?3 or more. The ratio of the maximal concentration of the collector layer to that of the buffer layer is greater than 100. The collector layer has a thickness of approximately 1 ?m or more.Type: GrantFiled: July 28, 2009Date of Patent: October 5, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Eisuke Suekawa
-
Publication number: 20100193894Abstract: A semiconductor device includes a semiconductor chip, and a guard ring made of an electrically conductive material and arranged between electrodes on the semiconductor chip and side edges of the semiconductor chip, the guard ring being divided by isolating sections on the semiconductor chip.Type: ApplicationFiled: January 21, 2010Publication date: August 5, 2010Applicant: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventors: Takeshi Hishida, Tsutomu Igarashi
-
Patent number: 7759173Abstract: Methods and structures and methods of designing structures for charge dissipation in an integrated circuit on an SOI substrate. A first structure includes a charge dissipation ring around a periphery of the integrated circuit chip and one or more charge dissipation pedestals physically and electrically connected to the charge dissipation pedestals. The silicon layer and bulk silicon layer of the SOI substrate are connected by the guard ring and the charge dissipation pedestals. The ground distribution grid of the integrated circuit chip is connected to an uppermost wire segment of one or more charge dissipation pedestals. A second structure, replaces the charge dissipation guard ring with additional charge dissipation pedestal elements.Type: GrantFiled: April 15, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Kenneth L. DeVries, Nancy Anne Greco, Joan Preston, Stephen Larry Runyon
-
Patent number: 7759734Abstract: A semiconductor device including a plurality of doped regions, a metal layer and a polysilicon layer is provided. The doped regions are disposed in a substrate. The metal layer includes a plurality of metal line patterns. The polysilicon layer disposed between the substrate and the metal layer includes a gate pattern and at least one guard ring pattern. The at least one guard ring pattern connects to the gate pattern and surrounds at least one of the metal line patterns. One of the metal line patterns connects to the gate pattern. The others of the metal line patterns connect to one of the doped regions in the substrate.Type: GrantFiled: March 7, 2008Date of Patent: July 20, 2010Assignee: United Microelectronics Corp.Inventors: Yuh-Turng Liu, Shyan-Yhu Wang
-
Patent number: 7741226Abstract: A method of optimally filling a through via within a through wafer via structure with a conductive metal such as, for example, W is provided. The inventive method includes providing a structure including a substrate having at least one aperture at least partially formed through the substrate. The at least one aperture of the structure has an aspect ratio of at least 20:1 or greater. Next, a refractory metal-containing liner such as, for example, Ti/TiN, is formed on bare sidewalls of the substrate within the at least one aperture. A conductive metal seed layer is then formed on the refractory metal-containing liner. In the invention, the conductive metal seed layer formed is enriched with silicon and has a grain size of about 5 nm or less. Next, a conductive metal nucleation layer is formed on the conductive metal seed layer. The conductive metal nucleation layer is also enriched with silicon and has a grain size of about 20 nm or greater.Type: GrantFiled: May 6, 2008Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Paul S. Andry, Edward C. Cooney, III, Peter J. Lindgren, Dorreen J. Ossenkop, Cornelia K. Tsang
-
Publication number: 20100140689Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: ApplicationFiled: April 9, 2009Publication date: June 10, 2010Inventors: Joseph A. Yedinak, Ashok Challa, Daniel M. Kinzer, Dean E. Probst
-
Patent number: 7719025Abstract: A protective device in a semiconductor may comprise a substrate of a first conductivity type, an epitaxial layer formed on top of the substrate, a body area formed within the epitaxial layer of a second conductivity type extending from a top surface into the epitaxial layer, a first area of the first conductivity type extending from the top surface into the body area, an isolation area surrounding the first area, a ring area of the first conductivity type surrounding the isolation area, and a coupling structure for connecting the ring area with the substrate.Type: GrantFiled: October 18, 2006Date of Patent: May 18, 2010Assignee: Infineon Technologies AGInventors: Qiang Chen, Gordon Ma
-
Patent number: 7714355Abstract: In a BSCR or BJT ESD clamp, the breakdown voltage and DC voltage tolerance are controlled by controlling the size of the collector of the BJT device by masking part of the collector.Type: GrantFiled: December 20, 2005Date of Patent: May 11, 2010Assignee: National Semiconductor CorpInventors: Vladislav Vashchenko, Alexei Sadovnikov, Peter J. Hopper, Andy Strachan
-
Publication number: 20100078677Abstract: A semiconductor device comprises a semiconductor substrate having a first semiconductor region of a first semiconductor type, a second semiconductor region of a second conductivity type extended in the first semiconductor region, and a mesa area forming a slope along an outer circumference of the semiconductor substrate; a first electrode provided on a first principal surface of the semiconductor substrate; and a second electrode provided on a second principal surface of the semiconductor substrate that is opposed to the first principal surface; wherein the second semiconductor region comprises a main region provided in the semiconductor substrate while being brought into contact with the first electrode, the main region including an annular portion and diffused portions arranged in a spread manner in an area surrounded by the annular portion; and wherein a portion of the first semiconductor region is interposed between the diffused portions and between the diffused portions and the annular portion; and the dType: ApplicationFiled: September 30, 2009Publication date: April 1, 2010Inventor: Kenichi NISHIMURA
-
Patent number: 7663159Abstract: Techniques for an integrated circuit device are provided. The integrated circuit device includes a substrate, an active circuit area, and a dielectric layer. A seal ring surrounds the active circuit area. At least one corner area of the integrated circuit includes a plurality of corner band stacks. Each of the plurality of corner band stacks is oriented at about a predetermined angle and extends from a first sawing trace to a second sawing trace. In a specific embodiment, if a structural fault in the at least one corner area occurs, the structural fault is predisposed to extend at about the predetermined angle.Type: GrantFiled: October 5, 2005Date of Patent: February 16, 2010Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Xian J. Ning
-
Patent number: 7649213Abstract: A semiconductor device includes an SiC substrate, a normal direction of the substrate surface being off from a <0001> or <000-1> direction in an off direction, an SiC layer formed on the SiC substrate, a junction forming region formed in a substantially central portion of the SiC layer, a junction termination region formed to surround the junction forming region, and including a semiconductor region of a conductivity type different from the SiC layer formed as a substantially quadrangular doughnut ring, having two edges facing each other, each crossing a projection direction, which is obtained when the off direction is projected on the upper surface of the SiC layer, at a right angle, wherein a width of one of the two edges on an upper stream side of the off direction is L1, that of the other edge on a down stream side is L2, and a relation L1>L2 is satisfied.Type: GrantFiled: September 26, 2005Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuo Hatakeyama, Takashi Shinohe
-
Patent number: 7645689Abstract: A gallium nitride-based light emitting device, and a method for manufacturing the same are disclosed. The light emitting device comprises an n-type GaN-based clad layer, an active layer, a p-type GaN-based clad layer and a p-side electrode sequentially stacked on a substrate. The device further comprises an n-side electrode formed on one region of the n-type GaN-based clad layer, and two or more MIM type tunnel junctions formed on the other regions of the n-type GaN-based clad layer. Each of the MIM type tunnel junctions comprises a lower metal layer formed on the GaN-based clad layer so as to contact the n-type GaN-based clad layer, an insulating film formed on the lower metal layer, and an upper metal layer formed on the insulating film. The device is protected from reverse ESD voltage, so that tolerance to reverse ESD voltage can be enhanced, thereby improving reliability of the device.Type: GrantFiled: June 22, 2007Date of Patent: January 12, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jun Ho Seo, Suk Kil Yoon, Seung Wan Chae
-
Patent number: 7642626Abstract: A semiconductor device including a semiconductor structure defining a mesa having a mesa surface and mesa sidewalls, and first and second passivation layers. The first passivation layer may be on at least portions of the mesa sidewalls, at least a portion of the mesa surface may be free of the first passivation layer, and the first passivation layer may include a first material. The second passivation layer may be on the first passivation layer, at least a portion of the mesa surface may be free of the second passivation layer, and the second passivation layer may include a second material different than the first material.Type: GrantFiled: December 19, 2007Date of Patent: January 5, 2010Assignee: Cree, Inc.Inventors: Kevin Ward Haberern, Raymond Rosado, Michael John Bergman, David Todd Emerson
-
Patent number: 7629626Abstract: One of the aspects of the present invention is to provide a semiconductor device, which includes a semiconductor layer of a first conductive type having first and second surfaces. The semiconductor layer includes a base region of a second conductive type formed in the first surface and an emitter region of the first conductive type formed in the base region. Also, the semiconductor device includes a buffer layer of the first conductive type formed on the second surface of the semiconductor layer, and a collector layer of the second conductive type formed on the buffer layer. The buffer layer has a maximal concentration of the first conductive type impurity therein of approximately 5×1015 cm?3 or less, and the collector layer has a maximal concentration of the second conductive type impurity therein of approximately 1×1017 cm?3 or more. Further, the ratio of the maximal concentration of the collector layer to the maximal concentration of the buffer layer being greater than 100.Type: GrantFiled: July 28, 2009Date of Patent: December 8, 2009Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Eisuke Suekawa
-
Patent number: 7615391Abstract: A method of fabricating a solar cell forms a large number of grooves on a first main surface of a p-type silicon single crystal substrate sliced out from a silicon single crystal ingot as described below. First an edge portion of a groove-carving blade is projected out from a flat substrate feeding surface of a working table by a predetermined height. The p-type silicon single crystal substrate is moved along the substrate feeding surface towards the rotating groove-carving blade while keeping a close contact of the first main surface thereof with the substrate feeding surface. Electrodes are then formed on the inner side face of thus-carved grooves only on one side in the width-wise direction thereof.Type: GrantFiled: March 27, 2007Date of Patent: November 10, 2009Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Satoyuki Ojima, Hiroyuki Ohtsuka, Masatoshi Takahashi, Takenori Watabe
-
Patent number: 7615454Abstract: The present invention provides a semiconducting device including a gate region positioned on a mesa portion of a substrate; and a nitride liner positioned on the gate region and recessed surfaces of the substrate adjacent to the gate region, the nitride liner providing a stress to a device channel underlying the gate region. The stress produced on the device channel is a longitudinal stress on the order of about 275 MPa to about 450 Mpa.Type: GrantFiled: October 22, 2007Date of Patent: November 10, 2009Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Omer H. Dokumaci
-
Patent number: 7612371Abstract: The present invention addresses detection of charge-induced defects through test structures that can be easily incorporated on a wafer to detect charge-induced damage in the back-end-of-line processing of a semiconductor processing line. A test macro is designed to induce an arc from a charge accumulating antenna structure to another charge accumulating antenna structure across parallel plate electrodes. When an arc of a predetermined sufficient strength is present, the macro will experience a voltage breakdown that is measurable as a short. The parallel plate electrodes may both be at the floating potential of the microchip to monitor CMP-induced or lithographic-induced charge failure mechanisms, or have one electrode electrically connected to a ground potential structure to capture charge induced damage, hence having the capability to differentiate between the two.Type: GrantFiled: January 17, 2006Date of Patent: November 3, 2009Assignee: International Business Machines CorporationInventors: Ishtiaq Ahsan, Christine M. Bunke, Stephen E. Greco
-
Patent number: 7582916Abstract: A silicon controlled rectifier structure of polygonal layouts is provided. The polygonal first conductive type doped region is located in the middle of the polygonal second conductive type well. The first conductive type well shaped as a polygonal ring surrounds the second conductive type well and the second conductive type doped region is located within the first conductive type well and shaped as a polygonal ring concentric to the first conductive type well.Type: GrantFiled: January 14, 2008Date of Patent: September 1, 2009Assignee: United Microelectronics Corp.Inventors: MIng-Dou Ker, Chun-Yu Lin, Chang-Tzu Wang
-
Patent number: 7582918Abstract: In a peripheral portion of an IGBT chip, an intermediate potential electrode (20) is provided between a field plate (14) and a field plate (15) on a field oxide film (13), to surround an IGBT cell. The intermediate potential electrode (20) is supplied with a prescribed intermediate potential between the potentials at an emitter electrode (10) and a channel stopper electrode (12) from intermediate potential applying means that is formed locally in a partial region on the chip peripheral portion.Type: GrantFiled: November 5, 2004Date of Patent: September 1, 2009Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tetsuo Takahashi
-
Patent number: 7566935Abstract: An electrostatic discharge (ESD) structure connected to a bonding pad in an integrated circuit comprising: a P-type substrate with one or more first P+ regions connected to a low voltage supply (GND), a first Nwell formed in the P-type substrate, one or more second P+ regions disposed inside the first Nwell and connected to the bonding pad, at least one first N+ region disposed outside the first Nwell but in the P-type substrate and connected to the GND, at least one second N+ region disposed outside the first Nwell but in the P-type substrate and connected to the bonding pad, wherein the second N+ region is farther away from the first Nwell than the first N+ region, and at least one conductive material disposed above the P-type substrate between the first and second N+ regions and coupled to the GND, wherein the first N+ region, the second N+ region and the conductive material form the source, drain and gate of an NMOS transistor, respectively, and the first P+ region is farther away from the first Nwell thaType: GrantFiled: March 1, 2007Date of Patent: July 28, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shu Huei Lin, Jian Hsing Lee, Shao Chang Huang, Cheng Hsu Wu, Chuan Ying Lee
-
Patent number: 7566915Abstract: An embodiment of the present invention is a technique to prevent reliability failures in semiconductor devices. A trench is patterned in a polyimide layer over a guard ring having a top metal layer. A passivation layer is etched at bottom of the trench. A capping layer is deposited on the trench over the etched passivation layer. The capping layer and the top metal layer form a mechanical strong interface to prevent a crack propagation.Type: GrantFiled: December 29, 2006Date of Patent: July 28, 2009Assignee: Intel CorporationInventors: Nicole Meier Chang, George J. Korsh, Shafqat Ahmed, John Nugent, Ed Nabighian
-
Publication number: 20090179224Abstract: A power semiconductor component and a method for producing such a component. The component comprises a semiconductor base body having a first doping. A pn junction is formed in the base body by a contact region having a second doping with a first doping profile. A field ring structure has a second doping with a second doping profile. The contact region and the field ring structure are arranged at respectively assigned first and second partial areas of a first surface of the base body. Both extend into the base body, wherein the base body has, for the field ring structure, a trench-type cutout assigned to each respective field ring, the surface of said cutout following the contour of the assigned doping profile.Type: ApplicationFiled: December 22, 2008Publication date: July 16, 2009Inventor: Bernhard Konig
-
Patent number: 7547586Abstract: A method of making a semiconductor structure for use in a static induction transistor. Three layers of a SiC material are on a substrate with the top layer covered with a thick oxide. A mask having a plurality of strips is deposited on the top of the oxide to protect the area underneath it, and an etch removes the oxide, the third layer and a small amount of the second layer, leaving a plurality of pillars. An oxidation step grows an oxide skirt around the base of each pillar and consumes the edge portions of the third layer under the oxide to form a source. An ion implantation forms gate regions between the skirts. At the same time, a plurality of guard rings is formed. Removal of all oxide results in a semiconductor structure to which source, gate and drain connections may be made to form a static induction transistor. A greater separation between a source and gate is obtained by placing a spacer layer on the sidewalls of the pillars, either before or after formation of the skirt.Type: GrantFiled: June 2, 2006Date of Patent: June 16, 2009Assignee: Northrop Grumman CorpInventor: Li-Shu Chen
-
Patent number: 7538346Abstract: A semiconductor device is disclosed. The device includes a substrate and a first wiring layer overlying the substrate. The first wiring layer comprises a first wiring area surrounded by a first seal ring. The first seal ring comprises a first monitor circuit isolated by a first dielectric layer embedded in the first seal ring. The first monitor circuit is responsive to a predetermined amount of deformation occurs in the third dielectric layer.Type: GrantFiled: May 29, 2007Date of Patent: May 26, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsien-Wei Chen, Shih-Hsun Hsu, Hsueh-Chung Chen