With Ferroelectric Material Layer Patents (Class 257/295)
-
Patent number: 10692569Abstract: Techniques for reading a Multi-Bit Cell (MBC) can include sensing a state parameter value, such as source line voltage, and applying a successive one of N programming parameter values, such as successive programming currents, between instances of sensing the state parameter values. The N successive programming parameter values can be selected to switch the state of a corresponding one of N cell elements of the MBC. Successive ones of the sensed state parameter values can be compared to determine N state change results, which can be used to determine the read state of the MBC.Type: GrantFiled: July 6, 2018Date of Patent: June 23, 2020Assignee: Spin Memory, Inc.Inventors: Michail Tzoufras, Marcin Gajek, Kadriye Deniz Bozdag, Mourad El Baraji
-
Patent number: 10686043Abstract: [Object] To provide a FeFET and a method of its manufacture, the FeFET having a ferroelectric whose film thickness (dr) is made small and so nanofine as to range in: 59 nm<dr<150, without impairing the data retention property of not less than 105 seconds and the data rewrite withstand property of not less than 108 times, of those that have hitherto been developed, and the FeFET allowing data to be written with a writing voltage whose absolute value is not more than 3.3 volts. [Means for Solving] In methods of making a device in which an insulator, a film made of constituent elements of a bismuth layered perovskite crystalline ferroelectric and a metal are sequentially formed in the indicated order on a semiconductor substrate and thereafter are annealed for ferroelectric crystallization, thereby preparing the device composed of the semiconductor, insulator, ferroelectric and metal, a method of making a semiconductor ferroelectric memory element in which the film is composed of Ca.Type: GrantFiled: April 21, 2017Date of Patent: June 16, 2020Assignees: NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY, WACOM R&D CORPORATIONInventors: Shigeki Sakai, Mitsue Takahashi, Masaki Kusuhara, Masayuki Toda, Masaru Umeda, Yoshikazu Sasaki
-
Patent number: 10686072Abstract: A semiconductor device includes a source and a drain and a channel disposed between the source and the drain, a first gate dielectric layer disposed on the channel, a first gate electrode disposed on the first gate dielectric layer, a second gate dielectric layer disposed on the first gate electrode, and a second gate electrode disposed on the second gate dielectric layer. The second gate dielectric layer is made of a ferroelectric material. A first area of a bottom surface of the first gate electrode which is in contact with the first gate dielectric layer where the is greater than a second area of a bottom surface of the second gate dielectric layer which is in contact with the first gate electrode.Type: GrantFiled: March 2, 2017Date of Patent: June 16, 2020Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., NATIONAL TAIWAN UNIVERSITYInventors: Yu-Hung Liao, Samuel C. Pan, Sheng-Ting Fan, Min-Hung Lee, Chee-Wee Liu
-
Patent number: 10686040Abstract: Artificial synaptic devices with a HfO2-based ferroelectric layer that can be implemented in the CMOS front-end are provided. In one aspect, a method of forming a FET device is provided. The method includes: forming a shallow STI region in a substrate separating a first active area of the substrate from a second active area of the substrate; forming at least one FeFET on the substrate in the first active area having a ferroelectric material including a HfO2-based material; and forming at least one logic FET alongside the at least one FeFET on the substrate in the second active area, wherein the at least one logic FET has a gate dielectric including the HfO2-based material. A FET device formed by the present techniques is also provided.Type: GrantFiled: April 25, 2019Date of Patent: June 16, 2020Assignee: International Business Machines CorporationInventors: Martin M. Frank, Takashi Ando, Xiao Sun, Jin Ping Han, Vijay Narayanan
-
Patent number: 10685869Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a substrate having a first conductive pattern and a conductive mask disposed over the first conductive pattern. The semiconductor device further includes a second conductive pattern disposed over the conductive mask, and electrically connecting with the first conductive pattern through the conductive mask. The conductive mask has a lower etch rate to a predetermined etchant than the second conductive pattern. A method for forming the semiconductor device is also provided.Type: GrantFiled: October 19, 2018Date of Patent: June 16, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Pin-Ren Dai, Hsi-Wen Tien, Wei-Hao Liao, Chih Wei Lu, Chung-Ju Lee
-
Patent number: 10680105Abstract: A method of fabricating a symmetric element of a resistive processing unit (RPU) includes forming a substrate with a channel region connecting two doped regions, and forming a source above one of the two doped regions and a drain above the other of the two doped regions. A gate is formed above the channel region, and a bar ferroelectric is disposed above the channel region and below the gate.Type: GrantFiled: March 21, 2017Date of Patent: June 9, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jin-Ping Han, Ramachandran Muralidhar, Dennis M. Newns, Paul M. Solomon
-
Patent number: 10680170Abstract: The disclosed technology generally relates to integrated circuit devices, and in particular to cross-point memory arrays and methods for fabricating the same. Line stacks are formed, including a storage material line disposed over lower a conductive line. Upper conductive lines are formed over and crossing the line stacks, exposing portions of the line stacks between adjacent upper conductive lines. After forming the upper conductive lines, storage elements are formed at intersections between the lower conductive lines and the upper conductive lines by removing storage materials from exposed portions of the line stacks, such that each storage element is laterally surrounded by spaces. A continuous sealing material laterally surrounds each of the storage elements.Type: GrantFiled: March 21, 2019Date of Patent: June 9, 2020Assignee: Micron Technology, Inc.Inventors: Fabio Pellizzer, Innocenzo Tortorelli, Andrea Ghetti
-
Patent number: 10679794Abstract: A plurality of first and second capacitor parts and second capacitor parts are formed on opposed main surfaces of a foil shaped conductive substrate to sandwich the conductive substrate. The first and second capacitor parts are respectively coated with insulative protection layers. Terminal electrodes are respectively formed on main surfaces of the protection layers. The terminal electrodes and conductive parts of the first and second capacitor parts are respectively electrically connected via first via conductors and the terminal electrodes and the conductive substrate 1 are electrically connected to second via conductors.Type: GrantFiled: November 14, 2018Date of Patent: June 9, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yasuo Fujii, Hiromasa Saeki
-
Patent number: 10680071Abstract: To allow a metal oxide film composed mainly of O and at least one of Hf and Zr to exhibit ferroelectric properties. After deposition of a hafnium oxide film on a semiconductor substrate via an insulating film, the semiconductor substrate is exposed to microwaves to selectively heat the hafnium oxide film. This makes it possible to form a larger number of orthorhombic crystals in the crystals of the hafnium oxide film. The hafnium oxide film thus obtained can therefore exhibit ferroelectric properties without adding, thereto, an impurity such as Si. This means that the hafnium oxide film having a reverse size effect can be used as a ferroelectric film of a ferroelectric memory cell and contributes to the manufacture of a miniaturized ferroelectric memory cell.Type: GrantFiled: March 1, 2018Date of Patent: June 9, 2020Assignee: Renesas Electronics CorporationInventor: Tadashi Yamaguchi
-
Patent number: 10672983Abstract: A method of forming a resistive random access memory (ReRAM) device is provided. The method includes depositing a lower cap layer on a substrate, depositing a dielectric memory layer on the lower cap layer, and depositing an upper cap layer on the dielectric memory layer. The method further includes removing portions of the lower cap layer to form a lower cap slab, dielectric memory layer to form a dielectric memory slab on the lower cap slab, and upper cap layer to form an upper cap slab on the dielectric memory slab, wherein the lower cap slab, dielectric memory slab, and upper cap slab form a resistive memory element.Type: GrantFiled: June 27, 2018Date of Patent: June 2, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Effendi Leobandung
-
Patent number: 10672894Abstract: The disclosed technology generally relates to methods of fabricating a semiconductor device, and more particularly to methods of fabricating a ferroelectric field-effect transistor (FeFET). According to one aspect, a method of fabricating a FeFET includes forming a layer stack on a gate structure, wherein forming the layer stack comprises a ferroelectric layer followed by forming a sacrificial stressor layer. The method additionally includes heat-treating the layer stack to cause a phase transition in the ferroelectric layer. The method additionally includes, subsequent to the heat treatment, replacing the sacrificial stressor layer with a two-dimensional (2D) material channel layer. The method further includes forming a source contact and a drain contact contacting the 2D material channel layer.Type: GrantFiled: December 11, 2018Date of Patent: June 2, 2020Assignee: IMEC vzwInventors: Jan Van Houdt, Hanns Christoph Adelmann, Han Chung Lin
-
Patent number: 10672978Abstract: In a method of manufacturing a variable resistance memory device, an MTJ structure layer is formed on a substrate. The MTJ structure layer is etched in an etching chamber to form an MTJ structure. The substrate having the MTJ structure thereon is transferred to a deposition chamber through a transfer chamber. A protection layer covering a sidewall of the MTJ structure is formed in the deposition chamber. The etching chamber, the transfer chamber, and the deposition chamber are kept in a high vacuum state equal to or more than about 10?8 Torr.Type: GrantFiled: September 5, 2018Date of Patent: June 2, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Min Lee, Ju-Hyun Kim, Jung-Hwan Park, Se-Chung Oh, Dong-Kyu Lee, Kyung-Il Hong
-
Patent number: 10665283Abstract: A semiconductor storage element includes a first transistor including a gate insulator film at least partially formed by a ferroelectric material, a second transistor connecting with a gate of the first transistor at one of a source or a drain, and a third transistor connecting with a drain of the first transistor at one of a source or a drain. The semiconductor storage element is arranged in a matrix, and each of the second and third transistors connects with a word line at a gate and connects with a bit line at another one of the source or the drain.Type: GrantFiled: February 24, 2017Date of Patent: May 26, 2020Assignee: SONY CORPORATIONInventor: Masanori Tsukamoto
-
Patent number: 10665775Abstract: There is disclosed an information storage element including a first layer including a ferromagnetic layer with a magnetization direction perpendicular to a film face; an insulation layer coupled to the first layer; and a second layer coupled to the insulation layer opposite the first layer, the second layer including a fixed magnetization so as to be capable of serving as a reference of the first layer. The first layer is capable of storing information according to a magnetization state of a magnetic material, and the magnetization state is configured to be changed by a spin injection. A magnitude of an effective diamagnetic field which the first layer receives is smaller than a saturated magnetization amount of the first layer.Type: GrantFiled: October 22, 2018Date of Patent: May 26, 2020Assignee: Sony CorporationInventors: Kazutaka Yamane, Masanori Hosomi, Hiroyuki Ohmori, Kazuhiro Bessho, Yutaka Higo, Hiroyuki Uchida, Tetsuya Asayama
-
Patent number: 10665774Abstract: A magnetoresistive element including: a storage layer having a first storage magnetostriction; a sense layer having a first sense magnetostriction; and a barrier layer between and in contact with the storage and sense layer. The magnetoresistive element also includes a compensating ferromagnetic layer having a second magnetostriction different from the first storage magnetostriction and/or sense magnetostriction, and adapted to compensate the first storage magnetostriction and/or the first sense magnetostriction so that a net magnetostriction of the storage layer and/or sense layer is adjustable between ?10 ppm and +10 ppm or more negative than ?10 ppm by adjusting a thickness of the compensating ferromagnetic layer. The present disclosure also concerns a magnetic device comprising the magnetoresistive element.Type: GrantFiled: March 6, 2017Date of Patent: May 26, 2020Inventor: Sebastien Bandiera
-
Patent number: 10665772Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a first spacer on one side of the MTJ, and a second spacer on another side of the MTJ, wherein the first spacer and the second spacer are asymmetric. Specifically, the MTJ further includes a first bottom electrode disposed on a metal interconnection, a capping layer on the bottom electrode, and a top electrode on the capping layer, in which a top surface of the first spacer is even with a top surface of the top electrode and a top surface of the second spacer is lower than the top surface of the top electrode and higher than the top surface of the capping layer.Type: GrantFiled: November 1, 2018Date of Patent: May 26, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yu-Chun Chen, Ya-Sheng Feng, Chiu-Jung Chiu, Hung-Chan Lin
-
Patent number: 10658030Abstract: A method of forming an Integrated Circuit (IC) chip, the IC chip and an on-chip synaptic crossbar memory array. Chip devices are formed on a surface of a semiconductor wafer. A connective layer is formed above the chip devices. A bottom electrode layer is formed on the connective layer. A neuromorphic synapse layer is formed above the bottom electrode layer with each synapse on a bottom electrode. Upper electrodes are formed above the synapses and orthogonal to bottom electrode lines. Each synapse being beneath an upper electrode where the upper electrode crosses a bottom electrode. Upper electrodes are refractory metal and the bottom electrodes are copper, or vice versa.Type: GrantFiled: November 29, 2017Date of Patent: May 19, 2020Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Talia S. Gershon, Pouya Hashemi, Bahman Hekmatshoartabari
-
Patent number: 10651235Abstract: A first MRAM set includes a first transistor and a second transistor. The first transistor includes a first gate structure, a first source/drain doping region and a first common source/drain doping region. The second transistor includes a second gate structure, a second source/drain doping region and the first common source/drain doping region. A second MTJ is disposed on the second transistor. The first common source/drain doping region electrically connects to the second MTJ. A first MTJ is disposed on the first transistor. The sizes of the first MTJ and the second MTJ are different. The second MTJ connects to the first MTJ in series. A bit line electrically connects the first MTJ. A source line electrically connects to the first source/drain doping region and the second source/drain doping region.Type: GrantFiled: March 8, 2019Date of Patent: May 12, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yi-Ting Wu, Jhen-Siang Wu, Po-Chun Yang, Yung-Ching Hsieh, Zong-Sheng Zheng, Jian-Jhong Chen, Jen-Yu Wang, Cheng-Tung Huang
-
Patent number: 10636964Abstract: Embodiments of the disclosure provide methods for forming MTJ structures from a film stack disposed on a substrate for MRAM applications and associated MTJ devices. The methods described herein include forming the film properties of material layers from the film stack to create a film stack with a sufficiently high perpendicular magnetic anisotropy (PMA). An iron containing oxide capping layer is utilized to generate the desirable PMA. By utilizing an iron containing oxide capping layer, thickness of the capping layer can be more finely controlled and reliance on boron at the interface of the magnetic storage layer and the capping layer is reduced.Type: GrantFiled: February 14, 2019Date of Patent: April 28, 2020Assignee: APPLIED MATERIALS, INC.Inventors: Lin Xue, Chi Hong Ching, Xiaodong Wang, Mahendra Pakala, Rongjun Wang
-
Patent number: 10636843Abstract: A memory device includes a first electrode line layer including a plurality of first electrode lines extending on a substrate in a first direction and being spaced apart from each other, a second electrode line layer including a plurality of second electrode lines extending on the first electrode line layer in a second direction that is different from the first direction and being spaced apart from each other, and a memory cell layer including a plurality of first memory cells located at a plurality of intersections between the plurality of first electrode lines and the plurality of second electrode lines, each first memory cell including a selection device layer, an intermediate electrode and a variable resistance layer that are sequentially stacked. A side surface of the variable resistance layer is perpendicular to a top surface of the substrate or inclined to be gradually wider toward an upper portion of the variable resistance layer.Type: GrantFiled: February 21, 2019Date of Patent: April 28, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji-hyun Jeong, Gwan-hyeob Koh, Dae-hwan Kang
-
Patent number: 10629748Abstract: A semiconductor device includes a substrate, a source region and a drain region, a gate dielectric layer, and a ferroelectric material layer. The ferroelectric material layer overlaps with the source region and overlaps with the drain region. The substrate further comprises a channel layer. A gate electrode is disposed on the substrate. The ferroelectric material layer is disposed between the channel layer and the gate electrode.Type: GrantFiled: July 20, 2017Date of Patent: April 21, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Pengfei Guo, Shao-Hui Wu, Hai Biao Yao, Yu-Cheng Tung, Yuanli Ding, Zhibiao Zhou
-
Patent number: 10629615Abstract: A semiconductor structure includes a plurality of stacks, a plurality of active pillars, and an insulating material. The stacks are separated from each other by a plurality of trenches. The active pillars are disposed in the trenches and separated from each other in each of the trenches. Each of the active pillars comprises two n-type heavily doped portions at two sides thereof. Each of the two n-type heavily doped portions extends in a substantially vertical direction. Each of the two n-type heavily doped portions connects corresponding two stacks of the plurality of stack. The insulating material is located in remaining spaces of the trenches between the active pillars. The insulating material is a silicon glass comprising an element which is applicable as a n-type dopant.Type: GrantFiled: January 4, 2019Date of Patent: April 21, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Wei Hu, Teng-Hao Yeh
-
Patent number: 10622059Abstract: A memory device with reduced power consumption is provided. The memory device includes a plurality of memory cells, a precharge circuit, a latch circuit, a bit line pair, and a local bit line pair. The precharge circuit has a function of supplying precharge voltage to the local bit line pair. The plurality of memory cells are connected to the local bit line pair. The latch circuit is connected to the local bit line pair. The latch circuit in a standby state is preferably supplied with the precharge voltage and one of low power supply voltage and high power supply voltage.Type: GrantFiled: March 6, 2017Date of Patent: April 14, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuya Onuki
-
Patent number: 10608175Abstract: A resistance change device according to an embodiment of the disclosure includes a first electrode, a resistance switching layer disposed on the first electrode, a second electrode disposed on the resistance switching layer, a ferroelectric layer disposed on the second electrode, and a third electrode disposed on the ferroelectric layer.Type: GrantFiled: June 23, 2018Date of Patent: March 31, 2020Assignee: SK hynix Inc.Inventor: Sanghun Lee
-
Patent number: 10608169Abstract: A magnetic device includes a conductive layer into which current can be injected in a first direction, the conductive layer causing spin Hall effect or Rashba effect. A ferromagnetic layer is disposed in contact with the conductive layer such that the ferromagnetic layer and the conductive layer are stacked on each other, a magnetization direction of the ferromagnetic layer being switched. A spin filter structure has a fixed magnetization direction, the spin filter structure being disposed on at least one of the opposite side surfaces of the first direction of the conductive layer to inject spin-polarized current into the conductive layer.Type: GrantFiled: June 30, 2017Date of Patent: March 31, 2020Assignee: Korea University Research and Business FoundationInventors: Young Keun Kim, Kyung-Jin Lee, Gyungchoon Go
-
Patent number: 10607678Abstract: Methods and apparatuses for erasing data on a plurality of ferroelectric memory cells in a memory cell array in a memory apparatus are disclosed. An example apparatus includes: a memory cell array including a first plurality of word lines; a digit line; and a plurality of ferroelectric memory cells; a control circuit that provides a section select signal and a word line select signal to select a second plurality of word lines among the first plurality of word lines responsive to an address; and an address decoder that activates the second plurality of word lines. Each ferroelectric memory cell includes: a ferroelectric capacitor having a first terminal coupled to a cell plate node and a second terminal coupled to a selection circuit that couples the digit line to the second terminal responsive to a signal on a corresponding word line of the second plurality of word lines.Type: GrantFiled: February 6, 2019Date of Patent: March 31, 2020Assignee: Micron Technology, Inc.Inventors: Kiyotake Sakurai, Yasushi Matsubara
-
Patent number: 10607779Abstract: A chip capacitor includes a substrate having a main surface, a first conductive film including a first connecting region and a first capacitor forming region and formed on the main surface of the substrate, a dielectric film covering the first capacitor forming region of the first conductive film, a second conductive film including a second connecting region facing to the first capacitor forming region of the first conductive film across the dielectric film, and a second capacitor forming region facing to the first capacitor forming region of the first conductive film across the dielectric film, a first external electrode electrically connected to the first connecting region of the first conductive film, and a second external electrode electrically connected to the second connecting region of the second conductive film.Type: GrantFiled: April 20, 2017Date of Patent: March 31, 2020Assignee: ROHM CO., LTD.Inventors: Keishi Watanabe, Yasuhiro Kondo
-
Patent number: 10600845Abstract: According to one embodiment, a memory device includes first to third interconnects, memory cells, and selectors. The first to third interconnects are provided along first to third directions, respectively. The memory cells includes variable resistance layers formed on two side surfaces, facing each other in the first direction, of the third interconnects. The selectors couple the third interconnects with the first interconnects. One of the selectors includes a semiconductor layer provided between associated one of the third interconnects and associated one of the first interconnects, and gates formed on two side surfaces of the semiconductor layer facing each other in the first direction with gate insulating films interposed therebetween.Type: GrantFiled: October 26, 2018Date of Patent: March 24, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Kenichi Murooka
-
Patent number: 10600569Abstract: Methods, systems, and devices for a finger metal-on-metal (FMOM) capacitor including a negative capacitance material are described. In one examples, a FMOM capacitor may include a first electrode and a second electrode. The FMOM capacitor may include a dielectric layer coating a first sidewall of the first electrode and a second sidewall of a second electrode. A portion of the first sidewall may be substantially parallel to a portion of the second sidewall. The FMOM capacitor may also include a negative capacitance material disposed in a channel between the first sidewall of the first electrode and the second sidewall of the second electrode. The negative capacitance material may extend in a direction that is substantially parallel to the portion of the first sidewall and the portion of the second sidewall.Type: GrantFiled: April 24, 2018Date of Patent: March 24, 2020Assignee: QUALCOMM IncorporatedInventors: Ye Lu, Haitao Cheng, Chao Song
-
Patent number: 10600808Abstract: An integrated circuit comprises a ferroelectric memory cell including an oxide storage layer, an electrode layer, and an interface layer. The oxide storage layer comprises a ferroelectric material that is at least partially in a ferroelectric state. The ferroelectric material comprises, as main components, oxygen and any of the group consisting of Hf, Zr and (Hf,Zr). The interface layer is disposed between the oxide storage layer and the electrode layer and includes at least one element with a higher valence value than Hf or Zr.Type: GrantFiled: September 5, 2017Date of Patent: March 24, 2020Assignee: NaMLab gGmbHInventor: Uwe Schröder
-
Patent number: 10593668Abstract: A semiconductor device includes a semiconductor body having a first silicon carbide region and a second silicon carbide region which forms a pn-junction with the first silicon carbide region, a first metallization on a front side of the semiconductor body, a contact region that forms an Ohmic contact with the second silicon carbide region, and a barrier-layer between the first metallization and the contact region and that is in Ohmic connection with the first metallization and the contact region. The barrier-layer forms a Schottky-junction with the first silicon carbide region, and includes molybdenum nitride or tantalum nitride. Additional semiconductor device embodiments and corresponding methods of manufacture are described.Type: GrantFiled: January 3, 2018Date of Patent: March 17, 2020Assignee: Infineon Technologies AGInventors: Ralf Siemieniec, Mihai Draghici, Jens Peter Konrath
-
Patent number: 10593540Abstract: A method of exchanging or transforming end groups in and/or improving the ferroelectric properties of a PVDF-TrFE co-polymer is disclosed. A bulky or chemically dissimilar end group, such as an iodine, sulfate, aldehyde or carboxylic acid end group, may be transformed to a hydrogen, fluorine or chlorine atom. A method of making a PVDF-TrFE co-polymer is disclosed, including polymerizing a mixture of VDF and TrFE using an initiator, and transforming a bulky or chemically dissimilar end group to a hydrogen, fluorine or chlorine atom. A PVDF-TrFE co-polymer or other fluorinated alkene polymer is also disclosed. The co-polymer may be used as a ferroelectric, electromechanical, piezoelectric or dielectric material in an electronic device.Type: GrantFiled: January 16, 2019Date of Patent: March 17, 2020Inventors: Jakob Nilsson, Christian Brox-Nilsen
-
Patent number: 10580975Abstract: Technologies for manufacturing spin transfer torque memory (STTM) elements are disclosed. In some embodiments, the technologies include methods for removing a re-deposited layer and/or interrupting the electrical continuity of a re-deposited layer that may form on one or more sidewalls of an STTM element during its formation. Devices and systems including such STTM elements are also described.Type: GrantFiled: September 18, 2015Date of Patent: March 3, 2020Assignee: Intel CorporationInventors: Mark L. Doczy, Brian S. Doyle, Charles C. Kuo, Kaan Oguz, Kevin P. O'Brien, Satyarth Suri, Tejaswi K. Indukuri
-
Patent number: 10573385Abstract: Described is an apparatus which comprises: a first access transistor controllable by a write word-line (WWL); a second access transistor controllable by a read word-line (RWL); and a ferroelectric cell coupled to the first and second access transistors, wherein the ferroelectric cell is programmable via the WWL and readable via the RWL. Described is a method which comprises: driving a WWL, coupled to a gate terminal of a first access transistor, to cause the first access transistor to turn on; and driving a WBL coupled to a source/drain terminal of the first access transistor, the driven WBL to charge or discharge a storage node coupled to the first access transistor when the first access transistor is turned on, wherein the ferroelectric cell is coupled to the storage node and programmable according to the charged or discharged storage node.Type: GrantFiled: May 28, 2015Date of Patent: February 25, 2020Assignee: Intel CorporationInventors: Daniel H. Morris, Uygar E. Avci, Ian A. Young
-
Patent number: 10573802Abstract: According to one embodiment, a magnetic memory device includes a stacked structure that includes a first magnetic layer having a variable magnetization direction, a second magnetic layer having a fixed magnetization direction, and a nonmagnetic layer provided between the first magnetic layer and the second magnetic layer, wherein the entire first magnetic layer exhibits a parallel or antiparallel magnetization direction to the second magnetic layer, and has an anisotropic magnetic field Hk_film within a range from ?1 kOe to +1 kOe.Type: GrantFiled: September 12, 2018Date of Patent: February 25, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tatsuya Kishi, Youngmin Eeh, Kazuya Sawada, Masaru Toko
-
Patent number: 10566525Abstract: A method for manufacturing a magnetoresistive element, includes: a first step of preparing a wafer including a first ferromagnetic layer and a first oxide layer provided directly on the first ferromagnetic layer; a second step of forming, after the first step, a second ferromagnetic layer directly on the first oxide layer; a third step of forming, after the second step, an absorbing layer directly on the second ferromagnetic layer; and a fourth step of crystallizing, after the third step, the second ferromagnetic layer by heat treatment. The second ferromagnetic layer contains boron, and the absorbing layer contains a material for absorbing boron from the second ferromagnetic layer by the heat treatment in the fourth step.Type: GrantFiled: June 14, 2018Date of Patent: February 18, 2020Assignee: TOKYO ELECTRON LIMITEDInventors: Hiroki Maehara, Naoki Watanabe, Kanto Nakamura
-
Patent number: 10566190Abstract: A method of fabricating a ceramic substrate structure includes providing a ceramic substrate, encapsulating the ceramic substrate in a barrier layer, and forming a bonding layer coupled to the barrier layer. The method further includes removing a portion of the bonding layer to expose at least a portion of the barrier layer and define fill regions, and depositing a second bonding layer on the at least a portion of the exposed barrier layer and the fill regions.Type: GrantFiled: October 16, 2018Date of Patent: February 18, 2020Assignee: Qromis, Inc.Inventors: Vladimir Odnoblyudov, Cem Basceri, Shari Farrens
-
Patent number: 10559747Abstract: A magneto-electronic device may include: a spin-orbit torque (SOT) generator layer; a magnetic memory layer; and/or sensing electrodes configured to measure a Hall effect of the magnetic memory layer. The SOT generator layer may include topological insulator material, and the magnetic memory layer may include ferromagnetic material with perpendicular magnetic anisotropy. A magneto-electronic device may include: a spin-orbit torque (SOT) generator layer; a first magnetic memory layer on the SOT generator layer; an insulating layer on the first magnetic memory layer; and/or a second magnetic memory layer on the insulating layer. The SOT generator layer may include topological insulator material. The first magnetic memory layer and the second magnetic memory layer may include ferromagnetic material with either perpendicular magnetic anisotropy or in-plane magnetic anisotropy.Type: GrantFiled: April 26, 2017Date of Patent: February 11, 2020Assignee: THE JOHNS HOPKINS UNIVERSITYInventors: Yufan Li, Qinli Ma, Chia-ling Chien
-
Patent number: 10559349Abstract: One embodiment provides an apparatus. The apparatus includes a first inverter comprising a first pull up transistor and a first pull down transistor; a second inverter cross coupled to the first inverter, the second inverter comprising a second pull up transistor and a second pull down transistor; a first access transistor coupled to the first inverter; and a second access transistor coupled to the second inverter. A gate electrode of one transistor of each inverter comprises a polarization layer.Type: GrantFiled: April 1, 2016Date of Patent: February 11, 2020Assignee: Intel CorporationInventors: Daniel H. Morris, Uygar E. Avci, Ian A. Young
-
Patent number: 10559339Abstract: Methods, systems, and devices for periphery fill and localized capacitance are described. A memory array may be fabricated with certain containers connected to provide capacitance rather than to operate as memory cells. For example, a memory cell having one or two transistors, or other switching components, and one capacitor, such as a ferroelectric or dielectric capacitor, may be electrically isolated from one or more containers sharing a common access line, and the isolated containers may be used as capacitors. The capacitors may be used for filtering in some examples. Or the capacitance may be used to boost or regulate voltage in, for example, support circuitry.Type: GrantFiled: November 13, 2018Date of Patent: February 11, 2020Assignee: Micron Technology, Inc.Inventors: Christopher John Kawamura, Scott James Derner
-
Patent number: 10553595Abstract: A memory cell includes a first electrode and a second electrode. A select device and a programmable device are in series with each other between the first and second electrodes. The select device is proximate and electrically coupled to the first electrode. The programmable device is proximate and electrically coupled to the second electrode. The programmable device includes a radially inner electrode having radially outer sidewalls. Ferroelectric material is radially outward of the outer sidewalls of the inner electrode. A radially outer electrode is radially outward of the ferroelectric material. One of the outer electrode or the inner electrode is electrically coupled to the select device. The other of the outer electrode and the inner electrode is electrically coupled to the second electrode. Arrays of memory cells are disclosed.Type: GrantFiled: June 13, 2018Date of Patent: February 4, 2020Assignee: Micron Technology, Inc.Inventors: Durai Vishak Nirmal Ramaswamy, Wayne Kinney, Marco Domenico Tiburzi
-
Patent number: 10541298Abstract: A method includes forming a capacitor, which includes depositing a bottom electrode layer, depositing a capacitor insulator layer over the bottom electrode layer, depositing a top electrode layer over the capacitor insulator layer, and depositing a dielectric layer over the top electrode layer. The dielectric layer is etched using a process gas until the top electrode layer is exposed. In the etching of the dielectric layer, the dielectric layer has a first etching rate, and the top electrode layer has a second etching rate, and a ratio of the first etching rate to the second etching rate is higher than about 5.0.Type: GrantFiled: June 25, 2018Date of Patent: January 21, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Hao Chen, Che-Cheng Chang, Wen-Tung Chen, Yu-Cheng Liu, Horng-Huei Tseng
-
Patent number: 10541268Abstract: A magnetic memory device is provided. The magnetic memory device includes: (i) a cylindrical core, (ii) a first cylindrical ferromagnetic layer that surrounds the cylindrical core, (iii) a spacer layer that surrounds the first cylindrical ferromagnetic layer, and (iv) a second cylindrical ferromagnetic layer that surrounds the spacer layer. The cylindrical core, the first cylindrical ferromagnetic layer, the spacer layer, and the second cylindrical ferromagnetic layer collectively form a magnetic tunnel junction.Type: GrantFiled: December 28, 2017Date of Patent: January 21, 2020Assignee: SPIN MEMORY, INC.Inventors: Marcin Gajek, Michail Tzoufras, Davide Guarisco, Eric Michael Ryan
-
Patent number: 10535814Abstract: Some embodiments relate to an integrated circuit including a magnetoresistive random-access memory (MRAM) cell. The integrated circuit includes a semiconductor substrate and an interconnect structure disposed over the semiconductor substrate. The interconnect structure includes a plurality of dielectric layers and a plurality of metal layers that are stacked over one another in alternating fashion. The plurality of metal layers include a lower metal layer and an upper metal layer disposed over the lower metal layer. A bottom electrode is disposed over and in electrical contact with the lower metal layer. A magnetic tunneling junction (MTJ) is disposed over an upper surface of bottom electrode. A top electrode is disposed over an upper surface of the MTJ and is in direct electrical contact with a lower surface of the upper metal layer.Type: GrantFiled: November 10, 2017Date of Patent: January 14, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Harry-Hak-Lay Chuang, Chern-Yow Hsu, Shih-Chang Liu
-
Patent number: 10535815Abstract: A method of fabricating a semiconductor device is disclosed. The method includes forming an opening with a tapered profile in a first material layer. An upper width of the opening is greater than a bottom width of opening. The method also includes forming a second material layer in the opening and forming a hard mask to cover a portion of the second material layer. The hard mask aligns to the opening and has a width smaller than the upper width of the opening. The method also includes etching the second material layer by using the hard mask as an etch mask to form an upper portion of a feature with a tapered profile.Type: GrantFiled: December 7, 2017Date of Patent: January 14, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei-Chieh Huang, Jieh-Jang Chen
-
Patent number: 10535601Abstract: An embodiment includes an apparatus comprising: a metal layer comprising a plurality of interconnect lines on a plurality of vias; an additional metal layer comprising first, second, and third interconnect lines on first, second, and third vias; the first and third vias coupling the first and third interconnect lines to two of the plurality of interconnect lines; a lateral interconnect, included entirely within the additional metal layer, directly connected to each of the first, second, and third interconnect lines; and an insulator layer included entirely between two sidewalls of the second via. Other embodiments are described herein.Type: GrantFiled: June 22, 2016Date of Patent: January 14, 2020Assignee: Intel CorporationInventors: Rami Hourani, Marie Krysak, Florian Gstrein, Ruth A. Brain, Mark T. Bohr, Manish Chandhok
-
Patent number: 10529852Abstract: A ferroelectric memory device according to an embodiment of the present disclosure includes a substrate, a ferroelectric material layer disposed on the substrate, a gate electrode layer disposed on the ferroelectric material layer, and a polarization switching seed layer disposed between the ferroelectric material layer and the gate electrode layer.Type: GrantFiled: June 8, 2018Date of Patent: January 7, 2020Assignee: SK hynix Inc.Inventor: Hyangkeun Yoo
-
Patent number: 10529403Abstract: Techniques, systems, and devices for time-resolved access of memory cells in a memory array are described herein. During a sense portion of a read operation, a selected memory cell may be charged to a predetermined voltage level. A logic state stored on the selected memory cell may be identified based on a duration between the beginning of the charging and when selected memory cell reaches the predetermined voltage level. In some examples, time-varying signals may be used to indicate the logic state based on the duration of the charging. In some examples, the duration of the charging may be based on a polarization state of the selected memory cell, a dielectric charge state of the selected state, or both a polarization state and a dielectric charge state of the selected memory cell.Type: GrantFiled: October 12, 2018Date of Patent: January 7, 2020Assignee: Micron Technology, Inc.Inventor: Umberto Di Vincenzo
-
Patent number: 10529420Abstract: Disclosed are methods, systems and devices for operation of non-volatile memory devices. In one aspect, a non-volatile memory device may be placed in any one of multiple memory states in a write operation by controlling a current and a voltage applied to terminals of the non-volatile memory device. For example, a write operation may apply a programming signal across terminals of non-volatile memory device having a particular current and a particular voltage for placing the non-volatile memory device in a particular memory state.Type: GrantFiled: February 26, 2018Date of Patent: January 7, 2020Assignee: ARM Ltd.Inventors: Bal S. Sandhu, Cezary Pietrzyk, George McNeil Lattimore
-
Patent number: 10529919Abstract: A method of manufacturing an MRAM device including forming a first insulating interlayer and a lower electrode contact, the lower electrode contact extending through the first insulating interlayer; forming a lower electrode layer, a magnetic tunnel junction layer, an upper electrode layer, and a first hard mask layer on the first insulating interlayer and lower electrode contact; forming a second hard mask on the first hard mask layer; etching the first hard mask layer and upper electrode layer to form a first hard mask and upper electrode; forming a spacer on sidewalls of the upper electrode and hard masks; and etching the magnetic tunnel junction layer and the lower electrode layer to form a structure including a lower electrode and a magnetic tunnel junction pattern on the lower electrode contact, wherein a layer remains on the upper electrode after etching the magnetic tunnel junction layer and the lower electrode layer.Type: GrantFiled: July 25, 2018Date of Patent: January 7, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Na Cho, Hye-Ji Yoon, O-Ik Kwon