Voltage Variable Capacitor (i. E., Capacitance Varies With Applied Voltage) Patents (Class 257/312)
-
Patent number: 8492823Abstract: Disclosed is a semiconductor structure, which includes a non-planar varactor having a geometrically designed depletion zone with a taper, as to provide improved Cmax/Cmin with low series resistance. Because of the taper, the narrowest portion of the depletion zone can be designed to be fully depleted, while the remainder of the depletion zone is only partially depleted. The fabrication of semiconductor structure may follow that of standard FinFET process, with a few additional or different steps. These additional or different steps may include formation of a doped trapezoidal (or triangular) shaped silicon mesa, growing/depositing a gate dielectric, forming a gate electrode over a portion of the mesa, and forming a highly doped contact region in the mesa where it is not covered by the gate electrode.Type: GrantFiled: May 28, 2009Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventor: Edward J. Nowak
-
Patent number: 8487406Abstract: At least a first capacitor is formed on a substrate and connected to a first differential node of a differential circuit, and the first capacitor may be variable in capacitance. A second capacitor is formed on the substrate and connected to a second differential node of the differential circuit, and the second capacitor also may be variable. A third capacitor is connected between the first differential node and the second differential node, and is formed at least partially above the first capacitor. In this way, a size of the first capacitor and/or the second capacitor may be reduced on the substrate, and capacitances of the first and/or second capacitor(s) may be adjusted in response to a variable characteristic of one or more circuit components of the differential circuit.Type: GrantFiled: September 19, 2011Date of Patent: July 16, 2013Assignee: Broadcom CorporationInventors: Hooman Darabi, Qiang Li, Bo Zhang
-
Publication number: 20130146887Abstract: A tunable depletion diode is provided. Within this depletion diode, there is a depletion mode transistor that is coupled to the anode terminal at its gate and the cathode terminal at its drain. A diode is coupled between the source of the depletion mode transistor and the anode terminal, and a variable capacitor is coupled between the source of the depletion mode transistor and the anode terminal, where the capacitance of the variable capacitor is controls the reverse recovery time of the tunable depletion diode.Type: ApplicationFiled: December 13, 2011Publication date: June 13, 2013Applicant: Texas Instruments IncorporatedInventors: Tobin D. Hagan, Marco Corsi, David L. Freeman
-
Publication number: 20130119449Abstract: A seal ring for semiconductor devices is provided with embedded decoupling capacitors. The seal ring peripherally surrounds an integrated circuit chip in a seal ring area. The at least one embedded decoupling capacitor may include MOS capacitors, varactors, MOM capacitors and interdigitized capacitors with multiple capacitor plates coupled together. The opposed capacitor plates are coupled to different potentials and may advantageously be coupled to Vdd and Vss.Type: ApplicationFiled: November 15, 2011Publication date: May 16, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Ji CHEN, Wei Yu MA, Ta-Pen GUO, Hsien-Wei CHEN, Hao-Yi TSAI
-
Patent number: 8436698Abstract: A filter device is provided including a substrate (302) and a plurality of horizontal gap closing actuator (GCA) devices (550) disposed on a first surface of the substrate. The plurality of GCA devices includes and one or more GCA varactors (700). Each one of the plurality of horizontal GCA devices includes at least one drive comb structure (602a, 602b, 702a, 702b), at least one input/output (I/O) comb structure (616a, 676b, 716a, 716b), and at least one truss comb structure (604, 704) interdigitating the drive comb and the I/O comb structures. The truss comb structure is configured to move along a motion axis between at least a first interdigitated position and a second interdigitated position based on a bias voltage applied between the truss comb structure and the drive comb structure.Type: GrantFiled: November 2, 2009Date of Patent: May 7, 2013Assignee: Harris CorporationInventor: John E. Rogers
-
Publication number: 20130009228Abstract: The present invention provides a differential varactor device including a substrate having a first conductive type, a well having a second conductive type, five doped regions having the second conductive type, a first gate, a second gate, a third gate, and a fourth gate. The well is disposed in the substrate, and the doped regions are disposed in the well and arranged along a direction. The first gate, the second gate, the third gate and the fourth gate are respectively disposed on the well between any two of the adjacent doped regions, and are arranged sequentially along the direction.Type: ApplicationFiled: July 8, 2011Publication date: January 10, 2013Inventors: Yue-Shiun Lee, Cheng-Hsiung Chen, Meng-Fan Wang
-
Publication number: 20120235731Abstract: A varactor includes a field effect transistor (FET) integrated with at least a portion of a bipolar junction transistor (BJT), in which a back gate of the FET shares an electrical connection with a base of the BJT, and in which a reverse voltage applied to the back gate of the FET creates a continuously variable capacitance in a channel of the FET.Type: ApplicationFiled: March 22, 2012Publication date: September 20, 2012Applicant: SKYWORKS SOLUTIONS, INC.Inventors: Bin Li, Peter J. Zampardi, JR., Andre G. Metzger
-
Patent number: 8242581Abstract: Mixed gate varactors are provided. The mixed gate varactors may include a semiconductor region of a given doping type. A first terminal for the varactor may be formed from a gate structure on the semiconductor region. A second terminal for the varactor may be formed from a heavily doped region in the semiconductor region that has the same doping type as the given doping type. A third terminal for the varactor may be formed from a heavily doped region in the semiconductor region that has a different doping type than the given doping type. The gate structure may include multiple gate conductors on a gate insulator. The gate insulator may be a high-K dielectric. The gate conductors may be metals or other materials that have different work functions. A conductive layer such as a layer of polysilicon may electrically connect the first and second gate conductors.Type: GrantFiled: November 26, 2008Date of Patent: August 14, 2012Assignee: Altera CorporationInventors: Albert Ratnakumar, Wilson Wong, Jun Liu, Qi Xiang, Jeffrey Xiaoqi Tung
-
Patent number: 8243417Abstract: Disclosed is a variable capacitor that includes signal electrodes configured to sandwich a dielectric layer so as to generate a signal electric field, and control electrodes configured to sandwich the dielectric layer so as to generate a control electric field in a direction intersecting with the signal electric field generated between the signal electrodes.Type: GrantFiled: April 21, 2009Date of Patent: August 14, 2012Assignee: Sony CorporationInventors: Masayoshi Kanno, Kazutaka Habu, Toshiaki Yokota, Makoto Watanabe
-
Patent number: 8227853Abstract: A semiconductor integrated circuit device includes a semiconductor substrate; a dummy pattern extending in one direction on the semiconductor substrate; a junction region electrically connecting the dummy pattern to the semiconductor substrate; and a voltage applying unit that is configured to apply a bias voltage to the dummy pattern.Type: GrantFiled: October 27, 2010Date of Patent: July 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Hyun Lee, Jung-Yun Choi
-
Patent number: 8207569Abstract: Capacitive structures in integrated circuits are disclosed. The capacitive structures are formed on a substrate. Each capacitive structure includes a first conductive finger and a second conductive finger. The first and second conductive fingers are arranged in parallel with each other and separated from each other by a dielectric material. The first finger is connected to a first interconnect and the second conductive finger is connected to a second interconnect. A first capacitor is formed from a first group of the plurality of capacitive structures having respective interconnects coupled together. A second capacitor is formed from a second group of the plurality of capacitive structures having respective interconnects coupled together. The capacitive structures of the first group are intertwined with the capacitive structures of the second group.Type: GrantFiled: June 6, 2007Date of Patent: June 26, 2012Assignee: QUALCOMM, IncorporatedInventor: David Bang
-
Patent number: 8178939Abstract: A semiconductor structure may include a semiconductor bulk region with a gate stack on the semiconductor bulk region. The source region and the drain region in the semiconductor bulk region may be located on opposing sides of a channel region below the gate stack. An interfacial layer coupled to the channel region may modify a workfunction of a metal-semiconductor contact. In a MOSFET, the metal-semiconductor contact may be between a metal contact and the source region and the drain region. In a Schottky barrier-MOSFET, the metal-semiconductor contact may be between a silicide region in the source region and/or the drain region and the channel region. The interfacial layer may use a dielectric-dipole mitigated scheme and may include a conducting layer and a dielectric layer. The dielectric layer may include lanthanum oxide or aluminum oxide used to tune the workfunction of the metal-semiconductor contact.Type: GrantFiled: June 21, 2009Date of Patent: May 15, 2012Assignee: Sematech, Inc.Inventors: Wei-Yip Loh, Prashant Majhi, Brian Coss
-
Patent number: 8174305Abstract: A ladder structure is ferromagnetically coupled to a first qubit where the ladder structure has a monostable energy potential in use, such that the first qubit and the ladder structure effectively operate as a single qubit. The ladder structure and first qubit may be coupled via a superconducting flux coupler. The ladder structure may be a chain of at least two ferromagnetically coupled ladder elements. A value for each ladder element may be less than about 1.Type: GrantFiled: March 13, 2009Date of Patent: May 8, 2012Assignee: D-Wave Systems Inc.Inventor: Richard G. Harris
-
Patent number: 8125021Abstract: A non-volatile memory device includes a first oxide layer, a second oxide layer and a buffer layer formed on a lower electrode. An upper electrode is formed on the buffer layer. In one example, the lower electrode is composed of at least one of Pt, Ru, Ir, IrOx and an alloy thereof, the second oxide layer is a transition metal oxide, the buffer layer is composed of a p-type oxide and the upper electrode is composed of a material selected from Ni, Co, Cr, W, Cu or an alloy thereof.Type: GrantFiled: April 18, 2007Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Rae Cho, Eun-Hong Lee, El Mostafa Bourim, Chang-Wook Moon
-
Publication number: 20110316062Abstract: In terms of achieving a reduction in the cost of an antenna switch, there is provided a technology capable of minimizing harmonic distortion generated in the antenna switch even when the antenna switch is particularly formed of field effect transistors formed over a silicon substrate. Between the source region and the drain region of each of a plurality of MISFETs coupled in series, a distortion compensating capacitance circuit is coupled which has a voltage dependency such that, in either of the cases where a positive voltage is applied to the drain region based on the potential of the source region and where a negative voltage is applied to the drain region based on the potential of the source region, the capacitance decreases to a value smaller than that in a state where the potential of the source region and the potential of the drain region are at the same level.Type: ApplicationFiled: June 2, 2011Publication date: December 29, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masao KONDO, Masatoshi MORIKAWA, Satoshi GOTO
-
Publication number: 20110309420Abstract: A semiconductor structure including a capacitor having increased capacitance and improved electrical performance is provided. The semiconductor structure includes a substrate and a MIM capacitor over the substrate. The MIM capacitor includes a bottom plate, an insulating layer over the bottom plate, and a top plate over the insulating layer. The semiconductor structure further includes a MOS device including a gate dielectric over the substrate and a metal-containing gate electrode free from polysilicon on the gate dielectric, wherein the metal-containing gate electrode is formed of a same material and has a same thickness as the bottom plate.Type: ApplicationFiled: August 23, 2011Publication date: December 22, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Long Chang, David Ding-Chung Lu, Chia-Yi Chen, I-Lu Wu
-
Publication number: 20110291171Abstract: A variable capacitance device including a plurality of FETs, the sources and drains of each FET being coupled to a first terminal, the gates of each FET being coupled to a second terminal, the capacitance of said device between said first and second terminals varying as a function of the voltage across said terminals, the device further including a biasing providing a respective backgate bias voltage to each the FETs setting a respective gate threshold voltage thereof. The aggregate V-C characteristic can be tuned as desired, either at design time or dynamically. The greater the number of FETs forming the varactor, the greater the number of possible Vt values that can be individually set, so that arbitrary V-C characteristics can be more closely approximated.Type: ApplicationFiled: March 17, 2011Publication date: December 1, 2011Applicant: International Business Machines CorporationInventors: John J. Pekarik, William F. Clark, JR., Robert J. Gauthier, JR., Yun Shi, Yanli Zhang
-
Patent number: 8063426Abstract: An insulated gate semiconductor device (30) includes a gate (34), a source terminal (36), a drain terminal (38) and a variable input capacitance at the gate. A ratio between the input capacitance (Cfiss) when the device is on and the input capacitance Ciiss when the device is off is less than two and preferably substantially equal to one. This is achieved in one embodiment of the invention by an insulation layer 32 at the gate having an effective thickness dins larger than a minimum thickness.Type: GrantFiled: January 28, 2008Date of Patent: November 22, 2011Assignee: North-West UniversityInventors: Barend Visser, Ocker Cornelis De Jager
-
Patent number: 8049302Abstract: At least a first capacitor is formed on a substrate and connected to a first differential node of a differential circuit, and the first capacitor may be variable in capacitance. A second capacitor is formed on the substrate and connected to a second differential node of the differential circuit, and the second capacitor also may be variable. A third capacitor is connected between the first differential node and the second differential node, and is formed at least partially above the first capacitor. In this way, a size of the first capacitor and/or the second capacitor may be reduced on the substrate, and capacitances of the first and/or second capacitor(s) may be adjusted in response to a variable characteristic of one or more circuit components of the differential circuit.Type: GrantFiled: April 26, 2006Date of Patent: November 1, 2011Assignee: Broadcom CorporationInventors: Hooman Darabi, Oiang Li, Bo Zhang
-
Patent number: 8018009Abstract: A movable substrate is placed over a bottom substrate where both substrates contain Coulomb islands. The Coulomb islands can be adjusted in charge and are used to develop a force between two opposing Coulomb islands. Information from sensors is applied to a control unit to control the movement of the movable substrate. Coulomb islands are formed in the juxtaposed edges of a first substrate and second substrate, respectively. The islands generate edge Coulomb forces. These edge Coulomb forces can be used to detach, repel, move, attract and reattach the edges of substrates into new configurations. One possibility is to combine a plurality of individual substrates into one large planar substrate.Type: GrantFiled: December 7, 2007Date of Patent: September 13, 2011Assignee: MetaMEMS Corp.Inventor: Thaddeus John Gabara
-
Patent number: 8013379Abstract: The semiconductor variable capacitor includes a capacitor including an n-well 16 formed in a first region of a semiconductor substrate 10, an insulating film 18 formed over the semiconductor substrate 10 and a gate electrode 20n formed above the n-well 16 with the insulating film 18 interposed therebetween; and a p-well 14 of a second conduction type formed in a second region adjacent to the first region of the semiconductor substrate 10. The gate electrode 20n has an end which is extended to the second region and formed above the p-well 14 with the insulating film 18 interposed therebetween.Type: GrantFiled: March 26, 2008Date of Patent: September 6, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Toshiro Futatsugi
-
Publication number: 20110204969Abstract: Various embodiments of the invention provide a varactor structure that, depends on configurations, can provide a C-V characteristic based on one or a combination of a reverse bias junction capacitor, a channel capacitor, and an oxide capacitor. The junction capacitor is formed by reverse biasing the P+ source region and the N-well. The channel capacitance is formed between the P+ source region and the N+ drain region, and the oxide capacitor is formed in the gate oxide area. Depending on biasing one or a combination of the gate voltage VG, the source voltage VS, and the drain voltage VD, embodiments can utilize one or a combination of the above capacitors. Other embodiments using the varactors in a Voltage-Controlled Oscillator (VCO) are also disclosed.Type: ApplicationFiled: February 19, 2010Publication date: August 25, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Chung CHEN, Chewn-Pu Jou, Chin Wei Kuo, Sally Liu
-
Patent number: 7994563Abstract: A device is presented. The device includes a substrate with a first well of a first polarity type. The first well defines a varactor region and comprises a lower first well boundary located above a bottom surface of the substrate. A second well in the varactor region is also included in the device. The second well comprises a buried well of a second polarity type having an upper second well boundary disposed below an upper portion of the first well from an upper first well boundary to the upper second well boundary and a lower second well boundary disposed above the lower first well boundary, wherein an interface of the second well and the upper portion of the first well forms a shallow PN junction in the varactor region. The device also includes a gate structure in the varactor region. The upper portion of the first well beneath the gate structure forms a channel region of the device.Type: GrantFiled: November 11, 2009Date of Patent: August 9, 2011Assignee: Global Foudries Singapore PTE. Ltd.Inventors: Manju Sarkar, Purakh Raj Verma
-
Patent number: 7989922Abstract: An array of deep trenches is formed in a doped portion of the semiconductor substrate, which forms a lower electrode. A dielectric layer is formed on the sidewalls of the array of deep trenches. The array of deep trenches is filled with a doped semiconductor material to form an upper electrode comprising a top plate portion and a plurality of extension portions into the array of trenches. In a depletion mode, the bias condition across the dielectric layer depletes majority carriers within the top electrode, thus providing a low capacitance. In an accumulation mode, the bias condition attracts majority carriers toward the dielectric layer, providing a high capacitance. Thus, the trench metal-oxide-semiconductor (MOS) varactor provides a variable capacitance depending on the polarity of the bias.Type: GrantFiled: February 8, 2008Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Randy W. Mann, Jae-Eun Park, Richard A. Wachnik
-
Patent number: 7989302Abstract: Methods of forming hyper-abrupt p-n junctions and design structures for an integrated circuit containing devices structures with hyper-abrupt p-n junctions. The hyper-abrupt p-n junction is defined in a SOI substrate by implanting a portion of a device layer to have one conductivity type and then implanting a portion of this doped region to have an opposite conductivity type. The counterdoping defines the hyper-abrupt p-n junction. A gate structure carried on a top surface of the device layer operates as a hard mask during the ion implantations to assist in defining a lateral boundary for the hyper-abrupt p-n junction.Type: GrantFiled: June 7, 2010Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Alvin J. Joseph, Robert M. Rassel, Yun Shi
-
Patent number: 7989868Abstract: A MOS varactor for use in circuits and elements of a millimeter-wave frequency band, which is capable of reducing series resistance and enhancing a Q-factor by using a plurality of island-like gates seated in a well region of a substrate and gate contacts directly over the gates, includes: gate insulating layers arranged at equal intervals in the form of a (n×m) matrix, and a gate electrode placed on the gate insulating layers in a well region of a substrate; a gate contact which contacts the gate electrode; a first metal wire, which is electrically connected to the gate contact; source/drain contacts arranged at equal intervals in a matrix to form apexes of a square centered at the gate electrode and contact a doping region except for the bottom of the gate insulating layers; and a second metal wire, which is electrically connected to the source/drain contacts.Type: GrantFiled: September 23, 2009Date of Patent: August 2, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Jae-Sung Rieh, Yong Ho Oh, Sue Yeon Kim, Seung Yong Lee
-
Patent number: 7977722Abstract: Non-volatile memory with programmable capacitance is disclosed. Illustrative data memory units include a substrate including a source region and a drain region. A first insulating layer is over the substrate. A second insulating layer is over the substrate and between the source region and drain region. A solid electrolyte layer is between the first insulating layer and second insulating layer. The solid electrolyte layer has a capacitance that is controllable between at least two states. A first electrode is electrically coupled to a first side of the solid electrolyte layer and is electrically coupled to a voltage source. A second electrode is electrically coupled to a second side of the solid electrolyte layer and is electrically coupled to the voltage source. Multi-bit memory units are also disclosed.Type: GrantFiled: May 20, 2008Date of Patent: July 12, 2011Assignee: Seagate Technology LLCInventors: Xuguang Wang, Shuiyuan Huang, Dimitar V. Dimitrov, Michael Xuefei Tang, Song S. Xue
-
Patent number: 7960775Abstract: The present disclosure is related to non-volatile memory devices comprising a reversible resistivity-switching layer used for storing data. The resistivity of this layer can be varied between at least two stable resistivity states such that at least one bit can be stored therein. In particular this resistivity-switching layer is a metal oxide or a metal nitride. A resistivity-switching non-volatile memory element includes a resistivity-switching metal-oxide layer sandwiched between a top electrode and a bottom electrode. The resistivity-switching metal-oxide layer has a gradient of oxygen over its thickness. The gradient is formed in a thermal oxidation step. Set and reset voltages can be tuned by using different oxygen gradients.Type: GrantFiled: November 7, 2008Date of Patent: June 14, 2011Assignees: IMEC, University of South Toulon VARInventors: Lorene Courtade, Judit Lisoni Reyes, Ludovic Goux, Christian Turquat, Christophe Muller, Dirk Wouters
-
Patent number: 7952131Abstract: Large tuning range junction varactor includes first and second junction capacitors coupled in parallel between first and second varactor terminals. First and second plates of the capacitors are formed by three alternating doped regions in a substrate. The second and third doped regions are of the same type sandwiching the first doped region of the second type. A first varactor terminal is coupled to the second and third doped regions and a second varactor terminal is coupled to the first doped region. At the interfaces of the doped regions are first and second depletion regions, the widths of which can be varied by varying the voltage across the terminals from zero to full reverse bias. At zero bias condition, junction capacitance (Cmax) is enhanced due to summation of two junction capacitances in parallel. At reverse bias condition, with the merging of the two junction depletion widths, the capacitor areas are drastically reduced, thereby reducing Cmin significantly.Type: GrantFiled: June 21, 2010Date of Patent: May 31, 2011Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Manju Sarkar
-
Publication number: 20110089477Abstract: The present invention provides nanostructured MOS capacitor that comprises a nanowire (2) at least partly enclosed by a dielectric layer (5) and a gate electrode (4) that encloses at least a portion of the dielectric layer (5). Preferably the nanowire (2) protrudes from a substrate (12). The gate electrode (4) defines a gated portion (7) of the nanowire (2), which is allowed to be fully depleted when a first predetermined voltage is applied to the gate electrode (4). A method for providing a variable capacitance in an electronic circuit by using such an nanostructured MOS capacitor is also provided. Thanks to the invention it is possible to provide a MOS capacitor having an increased capacitance modulation range. It is a further advantage of the invention to provide a MOS capacitor which has relatively low depletion capacitance compared to prior art MOS capacitances.Type: ApplicationFiled: June 15, 2009Publication date: April 21, 2011Applicant: QuNano ABInventor: Lars-Erik Wernersson
-
Patent number: 7910970Abstract: In one aspect of the present invention, a programmable element, may include a semiconductor substrate, source/drain layers formed apart from each other in the upper surface of the semiconductor substrate, a gate insulating film including a charge-trapping film containing Hf and formed on a portion between the source/drain layers of the semiconductor substrate, and a gate electrode formed on the gate insulating film with a program voltage applied to the gate electrode.Type: GrantFiled: June 20, 2008Date of Patent: March 22, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Mariko Takayanagi
-
Patent number: 7902585Abstract: An integrated variable voltage diode capacitor topology applied to a circuit providing a variable voltage load for controlling variable capacitance. The topology includes a first pair of anti-series varactor diodes, wherein the diode power-law exponent n for the first pair of anti-series varactor diodes in the circuit is equal or greater than 0.5, and the first pair of anti-series varactor diodes have an unequal size ratio that is set to control third-order distortion. The topology also includes a center tap between the first pair anti-series varactor diodes for application of the variable voltage load. In preferred embodiments, a second pair of anti-series varactor diodes is arranged anti-parallel to the first pair of anti-series varactor diodes so the combination of the first pair of anti-series varactor diodes and the second pair of anti-series varactor diodes control second-order distortion as well.Type: GrantFiled: June 6, 2006Date of Patent: March 8, 2011Assignees: Technical University Delft, The Regents of the University of CaliforniaInventors: Lawrence E. Larson, Leonardus C. N. de Vreede
-
Patent number: 7884411Abstract: An area-efficient gated diode includes a semiconductor layer of a first conductivity type, an active region of a second conductivity type formed in the semiconductor layer proximate an upper surface thereof, and at least one trench electrode extending vertically through the active region and at least partially into the semiconductor layer. A first terminal of the gated diode is connected to the trench electrode, and a second terminal is connected to the active region. The gated diode is operative in one of at least first an second modes as a function of a voltage potential applied between the first and second terminals. The first mode is characterized by the creation of an inversion layer in the semiconductor layer surrounding the trench electrode. The gated diode has a first capacitance in the first mode and a second capacitance in the second mode, the first capacitance being greater than the second capacitance.Type: GrantFiled: March 19, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Leland Chang, Robert H. Dennard, David M. Fried, Wing Kin Luk
-
Patent number: 7821103Abstract: An improved varactor diode (40) is obtained by providing a substrate (41) having a first surface (43), in which are formed a P+ region (53, 46) proximate the first surface (43), a first N region (54, 45) located beneath the P+ region (53, 46), an N well region (56, 44) located beneath the first N region (54, 45) and a first P counter-doped region (55) located between the first N region (54, 45) and the N well region (56, 44), thereby forming an P+NPN structure for the varactor diode. In some embodiments, a second P-type counter-doped region (59) is provided within the N-well region (56, 44) so as to reduce the N doping concentration within the N well region (56, 44) but without creating a further PN junction therein. The net doping profile (52) provides varactor diodes (40) having a larger tuning ratio than varactors (20) without such counter-doped regions. By interchanging N and P regions an N+PNP varactor is obtained.Type: GrantFiled: September 9, 2008Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Chun-Li Liu, Olin K. Hartin, Jay P. John, Vishal P. Trivedi, James A. Kirchgessner
-
Patent number: 7821053Abstract: Disclosed are embodiments of a transistor that operates as a capacitor and an associated method of tuning capacitance within such a capacitor. The embodiments of the capacitor comprise a field effect transistor with front and back gates above and below a semiconductor layer, respectively. The capacitance value exhibited by the capacitor can be selectively varied between two different values by changing the voltage condition in a source/drain region of the transistor, e.g., using a switch or resistor between the source/drain region and a voltage supply. Alternatively, the capacitance value exhibited by the capacitor can be selectively varied between multiple different values by changing voltage conditions in one or more of multiple channel regions that are flanked by multiple source/drain regions within the transistor. The capacitor will exhibit different capacitance values depending upon the conductivity in each of the channel regions.Type: GrantFiled: November 15, 2006Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Corey K. Barrows, Joseph A. Iadanza, Edward J. Nowak, Douglas W. Stout, Mark S. Styduhar
-
Publication number: 20100244113Abstract: The present invention provides a MOS varactor for use in circuits and elements of a millimeter-wave frequency band, which is capable of reducing series resistance and enhancing a Q-factor by using a plurality of island-like gates seated in a well region of a substrate and gate contacts directly over the gates, and a method of fabricating the MOS varactor.Type: ApplicationFiled: September 23, 2009Publication date: September 30, 2010Applicant: KOREA UNIVERSITY INDUSTRIAL & ACADEMIC COLLABORATION FOUNDATIONInventors: Jae-Sung Rieh, Yong Ho Oh, Sue Yeon Kim, Seung Yong Lee
-
Patent number: 7804119Abstract: Device structures with hyper-abrupt p-n junctions, methods of forming hyper-abrupt p-n junctions, and design structures for an integrated circuit containing devices structures with hyper-abrupt p-n junctions. The hyper-abrupt p-n junction is defined in a SOI substrate by implanting a portion of a device layer to have one conductivity type and then implanting a portion of this doped region to have an opposite conductivity type. The counterdoping defines the hyper-abrupt p-n junction. A gate structure carried on a top surface of the device layer operates as a hard mask during the ion implantations to assist in defining a lateral boundary for the hyper-abrupt-n junction.Type: GrantFiled: April 8, 2008Date of Patent: September 28, 2010Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Alvin J. Joseph, Robert M. Rassel, Yun Shi
-
Patent number: 7781821Abstract: Provided is a parallel-varactor capacitor. The capacitor comprises a first varactor and a second varactor. The first varactor has a first capacitance which varies depending on voltages applied to a first anode and a first cathode. The second varactor has a second capacitance which varies depending on voltages applied to a second anode and a second cathode. The first anode is connected to the second cathode and the first cathode is connected to the second anode.Type: GrantFiled: July 19, 2007Date of Patent: August 24, 2010Assignee: Integrant Technologies Inc.Inventor: Seyeob Kim
-
Patent number: 7772635Abstract: A non-volatile memory device has improved performance from a stressed, silicon nitride capping layer. The device is comprised of memory cells in a substrate that have source and drain regions. A tunnel dielectric is formed over the substrate between each pair of source and drain regions. If the memory device is an NROM, a nitride charge storage layer is formed over the tunnel dielectric. If the memory device is a flash memory, a floating gate is formed over the tunnel dielectric. An inter-gate insulator and control gate are then formed over the charge storage layer. The stressed, silicon nitride capping layer is formed over the control gate.Type: GrantFiled: October 27, 2005Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Alan R. Reinberg
-
Patent number: 7763953Abstract: A semiconductor device including a capacitor which includes a first electrode, a second electrode, and a dielectric layer disposed between the first electrode and the second electrode, the dielectric layer including: a first paraelectric film formed of a material containing a first metal element and at least one kind of second metal element; a second paraelectric film disposed between the first electrode and the first paraelectric film; and a third paraelectric film disposed between the second electrode and the first paraelectric film, wherein the second paraelectric film is formed of a material containing the first metal element but substantially not containing the second metal element, and the third paraelectric film is formed of a material containing the first metal element but substantially not containing the second metal element.Type: GrantFiled: March 4, 2008Date of Patent: July 27, 2010Assignee: Elpida Memory, Inc.Inventor: Masami Tanioku
-
Patent number: 7732851Abstract: A capacitor and a method of fabricating the capacitor are provided herein. The capacitor can be formed by forming two or more dielectric layers and a lower electrode, wherein at least one of the two or more dielectric layers is formed before the lower electrode is formed.Type: GrantFiled: August 22, 2005Date of Patent: June 8, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Sung-ho Park, Sang-jun Choi
-
Patent number: 7728713Abstract: A timing circuit that can function as an accurate persistent node in an RFID tag includes a power capture circuit for capturing power from a power source, and a counter circuit that provides a count representing a progression of time. The count can then be compared to a reference value representing a time constant of the circuit.Type: GrantFiled: May 6, 2005Date of Patent: June 1, 2010Assignee: Intelleflex CorporationInventor: Roger Green Stewart
-
Patent number: 7728269Abstract: A photoarray includes a one-dimensional or two-dimensional array of cells, each having a photosensor generating a sensor signal dependent on a light intensity at the cell, a first capacitor charged by a time-derivative of a current, at least one threshold detector detecting if a voltage over the first capacitor exceeds a threshold value and generating an output signal if it does, and a discharge device for discharging the first capacitor after occurrence of the output signal. Such a cell generates an event only when the incoming light intensity changes, which reduces the amount of data to be processed from the photoarray.Type: GrantFiled: December 3, 2007Date of Patent: June 1, 2010Assignee: Universitaet ZuerichInventors: Patrick Lichtsteiner, Tobi Delbruck
-
Patent number: 7728377Abstract: Parallel plate tunable varactors having a bulk capacitance contribution to a total capacitance increased compared to a fringing capacitance contribution are disclosed. The contribution of the bulk capacitance to the total capacitance of an exemplary BST varactor is increased by increasing the area/perimeter ratio of the active region, thereby improving the tunability and other properties of the varactor. In an exemplary embodiment, an active region of the varactor has a lateral shape with a perimeter that is less than a perimeter of an equivalent area square. In various exemplary embodiments, the shape of the active region may be substantially circular or substantially octagonal. Methods for fabricating and designing such varactors are also disclosed.Type: GrantFiled: August 28, 2006Date of Patent: June 1, 2010Assignee: Agile RF, Inc.Inventors: Christopher R. Elsass, Robert Armstrong York
-
Publication number: 20100117133Abstract: A device is presented. The device includes a substrate with a first well of a first polarity type. The first well defines a varactor region and comprises a lower first well boundary located above a bottom surface of the substrate. A second well in the varactor region is also included in the device. The second well comprises a buried well of a second polarity type having an upper second well boundary disposed below an upper portion of the first well from an upper first well boundary to the upper second well boundary and a lower second well boundary disposed above the lower first well boundary, wherein an interface of the second well and the upper portion of the first well forms a shallow PN junction in the varactor region. The device also includes a gate structure in the varactor region. The upper portion of the first well beneath the gate structure forms a channel region of the device.Type: ApplicationFiled: November 11, 2009Publication date: May 13, 2010Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Manju SARKAR, Purakh Raj VERMA
-
Patent number: 7714355Abstract: In a BSCR or BJT ESD clamp, the breakdown voltage and DC voltage tolerance are controlled by controlling the size of the collector of the BJT device by masking part of the collector.Type: GrantFiled: December 20, 2005Date of Patent: May 11, 2010Assignee: National Semiconductor CorpInventors: Vladislav Vashchenko, Alexei Sadovnikov, Peter J. Hopper, Andy Strachan
-
Patent number: 7705423Abstract: One embodiment of the present invention provides advice for providing a low noise power supply package to an integrated circuit comprising a semiconductor die, input/output power supply terminals, and an array of embedded ceramic capacitors selected from discrete, planar and combinations thereof wherein said capacitors are placed in the locations selected from within the perimeter of the shadow of the semiconductor die, partially within the perimeter of the shadow of the semiconductor die, near the perimeter of the shadow of the semiconductor die, and combinations thereof.Type: GrantFiled: September 19, 2006Date of Patent: April 27, 2010Assignee: Georgia Tech Research CorporationInventors: Madhavan Swaminathan, Ege Engin, Prathap Muthana, Krishna Srinivasan
-
Patent number: 7700984Abstract: It is an object of the present invention to provide a semiconductor device capable of additionally recording data at a time other than during manufacturing and preventing forgery due to rewriting and the like. Moreover, another object of the present invention is to provide an inexpensive, nonvolatile, and highly-reliable semiconductor device. A semiconductor device includes a first conductive layer, a second conductive layer, and an organic compound layer between the first conductive layer and the second conductive layer, wherein the organic compound layer can have the first conductive layer and the second conductive layer come into contact with each other when Coulomb force generated by applying potential to one or both of the first conductive layer and the second conductive layer is at or over a certain level.Type: GrantFiled: May 1, 2006Date of Patent: April 20, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventor: Mikio Yukawa
-
Patent number: 7696550Abstract: A multi-layer PrxCa1-xMnO3 (PCMO) thin film capacitor and associated deposition method are provided for forming a bipolar switching thin film. The method comprises: forming a bottom electrode; depositing a nanocrystalline PCMO layer; depositing a polycrystalline PCMO layer; forming a multi-layer PCMO film with bipolar switching properties; and, forming top electrode overlying the PCMO film. If the polycrystalline layers are deposited overlying the nanocrystalline layers, a high resistance can be written with narrow pulse width, negative voltage pulses. The PCMO film can be reset to a low resistance using a narrow pulse width, positive amplitude pulse. Likewise, if the nanocrystalline layers are deposited overlying the polycrystalline layers, a high resistance can be written with narrow pulse width, positive voltage pulses, and reset to a low resistance using a narrow pulse width, negative amplitude pulse.Type: GrantFiled: May 22, 2007Date of Patent: April 13, 2010Assignee: Sharp Laboratories of America, Inc.Inventors: Tingkai Li, Lawrence J. Charneski, Wei-Wei Zhuang, David R. Evans, Sheng Teng Hsu
-
Patent number: 7696604Abstract: Methods and heterostructure barrier varactor (HBV) diodes optimized for application with frequency multipliers at providing outputs at submillimeter wave frequencies and above. The HBV diodes include a silicon-containing substrate, an electrode over the silicon-containing substrate, and one or more heterojunction quantum wells of alternating layers of Si and SiGe of one or more electrodes of the diode. Each SiGe quantum well preferably has a floating SiGe layer between adjacent SiGe gradients followed by adjacent Si layers, such that, a single homogeneous structure is provided characterized by having no distinct separations. The plurality of Si/SiGe heterojunction quantum wells may be symmetric or asymmetric.Type: GrantFiled: October 23, 2007Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Erik M. Dahlstrom, Alvin J. Joseph, Robert M. Rassel, David C. Sheridan