With Irregularities On Electrode To Facilitate Charging Or Discharging Of Floating Electrode Patents (Class 257/317)
-
Publication number: 20140138758Abstract: An object is to provide a semiconductor device having improved reliability by preventing, in forming a nonvolatile memory and MOSFETS on the same substrate, an increase in the size of grains in a gate electrode. The object can be achieved by forming the control gate electrode of the nonvolatile memory and the gate electrodes of the other MOSFETs from films of the same layer, respectively, and configuring each of the control gate electrode and the gate electrodes from a stack of two polysilicon film layers.Type: ApplicationFiled: October 30, 2013Publication date: May 22, 2014Applicant: Renesas Electronics CorporationInventors: Hiroshi Uozaki, Yasuhiro Takeda, Keiichi Maekawa, Takumi Hasegawa, Kota Funayama, Yoshiki Maruyama, Kazutoshi Shiba, Shuichi Kudo
-
Patent number: 8716780Abstract: A memory device includes a planar substrate, a plurality of horizontal conductive planes above the planar substrate, and a plurality of horizontal insulating layers interleaved with the plurality of horizontal conductive planes. An array of vertical conductive columns, perpendicular to the pluralities of conductive planes and insulating layers, passes through apertures in the pluralities of conductive planes and insulating layers. The memory device includes a plurality of programmable memory elements, each of which couples one of the horizontal conductive planes to a respective vertical conductive column.Type: GrantFiled: August 26, 2010Date of Patent: May 6, 2014Assignee: Rambus Inc.Inventors: Mark D. Kellam, Gary B. Bronner
-
Patent number: 8698226Abstract: Disclosed herein is a device comprising a source region, a drain region and a gate layer; the source region, the drain region and the gate layer being disposed on a semiconductor host; the gate layer being disposed between source and drain regions; the gate layer comprising a first gate-insulator layer; a gate layer comprising carbon nanotubes and/or graphene. Disclosed herein too is a method comprising disposing a source region, a drain region and a gate layer on a semiconductor host; the gate layer being disposed between the source region and the drain region; the gate layer comprising carbon nanotubes and/or graphene.Type: GrantFiled: July 31, 2009Date of Patent: April 15, 2014Assignee: University of ConnecticutInventors: Faquir C. Jain, Fotios Papadimitrakopoulos
-
Patent number: 8698230Abstract: An electrical circuit includes first and second transistors. Each transistor includes a substrate and, positioned thereon, a first electrically conductive material layer including a reentrant profile functioning as a gate. First and second discrete portions of a second electrically conductive material layer are in contact with first and second portions, respectively, of a semiconductor material layer in contact with an electrically insulating material layer, both of which conform to the reentrant profile. The first and second discrete portions are source/drain and drain/source electrodes of the first and second transistors, respectively. A third electrically conductive material layer, in contact with a third portion of the semiconductor material layer, is positioned over the gate, but is not in electrical contact with it.Type: GrantFiled: February 22, 2012Date of Patent: April 15, 2014Assignee: Eastman Kodak CompanyInventors: Lee W. Tutt, Shelby F. Nelson
-
Patent number: 8686491Abstract: The memory devices include a tunneling insulating layer disposed on a substrate, a charge storage layer disposed on the tunneling insulating layer, a blocking insulating layer disposed on the charge storage layer and a control gate electrode disposed on the blocking insulating layer. The control gate electrode may have an edge portion spaced farther apart from the blocking insulating layer than a central portion of the control gate electrode to concentrate charge density distribution on a central portion of a memory cell.Type: GrantFiled: December 5, 2012Date of Patent: April 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-Soo Seol
-
Patent number: 8674426Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a stacked body, a semiconductor pillar and a charge storage layer. The stacked body includes a plurality of insulating films alternately stacked with a plurality of electrode films. The semiconductor pillar is buried in the stacked body, and extends in a stacking direction of the insulating films and the electrode films. The charge storage layer is provided between the electrode films and the semiconductor pillar. The electrode films are divided into a plurality of control gate electrodes. Each of the plurality of control gate electrodes faces the semiconductor pillar and sandwiches the charge storage layer with the semiconductor pillar.Type: GrantFiled: February 8, 2011Date of Patent: March 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masaaki Higuchi, Yoshio Ozawa
-
Patent number: 8659952Abstract: A method of operating a non-volatile memory having a substrate, a gate, a charge-trapping layer, a source region and a drain region is provided. The charge-trapping layer close to the source region is an auxiliary charge region and the charge-trapping layer close to the drain region is a data storage region. Before prosecuting the operation, electrons have been injected into the auxiliary charge region. When prosecuting the programming operation, a first voltage is applied to the gate, a second voltage is applied to the source region, a third voltage is applied to the drain region and a fourth voltage is applied to the substrate. The first voltage is greater than the fourth voltage, the third voltage is greater than the second voltage, and the second voltage is greater than the fourth voltage to initiate a channel initiated secondary hot electron injection to inject electrons into the data storage region.Type: GrantFiled: July 8, 2008Date of Patent: February 25, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Ming-Chang Kuo, Chao-I Wu
-
Patent number: 8659069Abstract: A method of forming a gate structure includes forming a tunnel insulation layer pattern on a substrate, forming a floating gate on the tunnel insulation layer pattern, forming a dielectric layer pattern on the floating gate, the dielectric layer pattern including a first oxide layer pattern, a nitride layer pattern on the first oxide layer pattern, and a second oxide layer pattern on the nitride layer pattern, the second oxide layer pattern being formed by performing an anisotropic plasma oxidation process on the nitride layer, such that a first portion of the second oxide layer pattern on a top surface of the floating gate has a larger thickness than a second portion of the second oxide layer pattern on a sidewall of the floating gate, and forming a control gate on the second oxide layer.Type: GrantFiled: December 30, 2011Date of Patent: February 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Hwan Kim, Sung-Ho Heo, Jae-Ho Choi, Hun-Hyeong Lim, Ki-Hyun Hwang, Woo-Sung Lee
-
Patent number: 8648408Abstract: A semiconductor device includes a substrate, a gate structure disposed on the substrate and which includes a gate insulating layer and a gate electrode layer, a first nitride layer disposed on the substrate and the gate structure and which includes silicon, and a second nitride layer that is disposed on the first nitride layer and has an atomic percentage of silicon less than that of the first nitride layer.Type: GrantFiled: January 30, 2013Date of Patent: February 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Kuk Jeong, Sang-Wook Park, Min-Hee Choi
-
Patent number: 8648406Abstract: A single poly EEPROM (Electrically Erasable Programmable Read Only Memory), which may include at least one of the following: (1) A second conductive type well formed on and/or over a semiconductor substrate. (2) A first conductive type source and drain regions formed in the second conductive type well. The single poly EEPROM may include at least one of: (a) A tunnel oxide layer formed on and/or over the second conductive type well. (b) A floating gate formed on and/or over the tunnel oxide layer and doped with second conductive type impurity ions. (c) A first conductive type impurity region formed in the second conductive type well adjacent to the floating gate. The floating gate may be configured such that a concentration of a region of the floating gate adjacent to the drain region is higher than that of the other region of the floating gate adjacent to the impurity region.Type: GrantFiled: May 3, 2012Date of Patent: February 11, 2014Assignee: Dongbu HiTek Co., Ltd.Inventor: Hangeon Kim
-
Patent number: 8643084Abstract: A vertical non-volatile memory device includes a semiconductor pattern disposed on a substrate; and a plurality of transistors of first through n-th layers that are stacked on a side of the semiconductor pattern at predetermined distances from each other, wherein the transistors are spaced apart and insulated from one another at the predetermined distances via air gap, where n is a natural number equal to or greater than 2.Type: GrantFiled: July 13, 2011Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Mok Shin, Kyung-Tae Jang, Chang-Won Lee
-
Patent number: 8638589Abstract: An operating method for a memory unit is provided, wherein the memory unit includes a well region, a select gate, a first gate, a second gate, an oxide nitride spacer, a first diffusion region, and a second diffusion region. The operating method for the memory unit comprises the following steps. During a programming operation, a breakdown voltage is coupled to the second diffusion region through a first channel region formed under the select gate. A programming voltage is sequentially or simultaneously applied to the first gate and the second gate to rupture a first oxide layer and a second oxide layer, wherein the first oxide layer is disposed between the first gate and the well region, and the second oxide layer is disposed between the second gate and the well region.Type: GrantFiled: February 6, 2012Date of Patent: January 28, 2014Assignee: eMemory Technology Inc.Inventors: Hau-Yan Lu, Hsin-Ming Chen, Ching-Sung Yang
-
Patent number: 8614473Abstract: A flash memory device wherein the floating gate of the flash memory is defined by a recessed access device. The use of a recessed access device results in a longer channel length with less loss of device density. The floating gate can also be elevated above the substrate a selected amount so as to achieve a desirable coupling between the substrate, the floating gate and the control gate comprising the flash cell.Type: GrantFiled: July 18, 2011Date of Patent: December 24, 2013Assignee: Micron Technology, Inc.Inventor: Todd Abbott
-
Patent number: 8610193Abstract: Some embodiments include methods of forming semiconductor constructions. Alternating layers of n-type doped material and p-type doped material may be formed. The alternating layers may be patterned into a plurality of vertical columns that are spaced from one another by openings. The openings may be lined with tunnel dielectric, charge-storage material and blocking dielectric. Alternating layers of insulative material and conductive control gate material may be formed within the lined openings. Some embodiments include methods of forming NAND unit cells. Columns of alternating n-type material and p-type material may be formed. The columns may be lined with a layer of tunnel dielectric, a layer of charge-storage material, and a layer of blocking dielectric. Alternating layers of insulative material and conductive control gate material may be formed between the lined columns. Some embodiments include semiconductor constructions, and some embodiments include NAND unit cells.Type: GrantFiled: February 12, 2013Date of Patent: December 17, 2013Assignee: Micron Technology Inc.Inventor: D. V. Nirmal Ramaswamy
-
Patent number: 8598647Abstract: Provided are three-dimensional semiconductor devices. The device includes conductive patterns stacked on a substrate, and an active pattern penetrating the conductive patterns to be connected to the substrate. The active pattern includes a first doped region disposed adjacent to at least one of the conductive patterns, and a diffusion-resistant doped region overlapped with at least a portion of the first doped region. The diffusion-resistant doped region may be a region doped with carbon.Type: GrantFiled: November 8, 2011Date of Patent: December 3, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dongwoo Kim, Toshiro Nakanishi, SeungHyun Lim, Bio Kim, Kihyun Hwang, Jaeyoung Ahn
-
Patent number: 8598642Abstract: An asymmetric non-volatile memory bitcell is described. The bitcell comprises source and drain regions comprising carriers of the same conductivity type. A floating gate rests on top of the well, and extends over a channel region, and at least a portion of the source and drain regions. The drain region comprises additional carriers of a second conductivity type, allowing band to band tunneling. The source region comprises additional carriers of a first conductivity type, thereby increasing source-gate capacitance. Thus, the bitcell incorporates a select device, thereby decreasing the overall size of the bitcell. The bitcell may be created without any additional CMOS process steps, or through the addition of a single extra mask step.Type: GrantFiled: February 14, 2011Date of Patent: December 3, 2013Assignee: Synopsys, Inc.Inventor: Andrew E. Horch
-
Patent number: 8581322Abstract: A method for making a nonvolatile memory device includes the following steps. A conductive structure is formed, wherein the conductive structure has a first top portion. The first top portion is converted into a second top portion having a domed surface.Type: GrantFiled: June 28, 2011Date of Patent: November 12, 2013Assignee: Macronix International Co., Ltd.Inventors: Chi-Pin Lu, Jung-Yu Hsieh, Ling-Wuu Yang
-
Patent number: 8575679Abstract: Provided is an electrically erasable and programmable nonvolatile semiconductor memory device having a tunnel region; the tunnel region and the peripheral of the tunnel region are dug down to be made lower, and a depletion electrode, to which an arbitral potential is given to deplete a part of the tunnel region through a depletion electrode insulating film, is arranged in the lowered drain region.Type: GrantFiled: December 20, 2011Date of Patent: November 5, 2013Assignee: Seiko Instruments Inc.Inventor: Hiroaki Takasu
-
Patent number: 8558302Abstract: Provided is an electrically erasable and programmable nonvolatile semiconductor memory device having a small hole in a second conductivity-type drain region, a tunnel insulating film formed on the surface of the hole, and a protrusion extended from the floating gate electrode and arranged to fill the hole. Further a tunneling restriction region which is an electrically floating first conductivity type region arranged in a vicinity of the surface of the drain region around the hole to define the size of the tunnel region through which the tunnel current flows.Type: GrantFiled: December 20, 2011Date of Patent: October 15, 2013Assignee: Seiko Instruments Inc.Inventor: Hiroaki Takasu
-
Patent number: 8541829Abstract: A nonvolatile semiconductor memory includes a memory cell transistor including a first floating gate electrode layer formed on a first tunneling insulating film, a first inter-gate insulating film, first and second control gate electrode layers, and a first metallic silicide film; a high voltage transistor including a high voltage gate electrode layer formed on a high voltage gate insulating film, a second inter-gate insulating film having an aperture, third and fourth control gate electrode layers, and a second metallic silicide film; a low voltage transistor including a second floating gate electrode layer formed on a second tunneling insulating film, a third inter-gate insulating film having an aperture, fifth and sixth control gate electrode layers, and a third metallic silicide film; and a liner insulating film directly disposed on source and drain regions of each of the memory cell transistor, the low voltage transistor, and the high voltage transistor.Type: GrantFiled: September 19, 2011Date of Patent: September 24, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Masayuki Ichige, Fumitaka Arai, Yasuhiko Matsunaga, Atsuhiro Sato
-
Patent number: 8482050Abstract: A flash memory device wherein the floating gate of the flash memory is defined by a recessed access device. The use of a recessed access device results in a longer channel length with less loss of device density. The floating gate can also be elevated above the substrate a selected amount so as to achieve a desirable coupling between the substrate, the floating gate and the control gate comprising the flash cell.Type: GrantFiled: July 18, 2011Date of Patent: July 9, 2013Assignee: Micron Technology, Inc.Inventor: Todd Abbott
-
Patent number: 8471327Abstract: A nonvolatile semiconductor memory transistor includes an island-shaped semiconductor having a source region, a channel region, and a drain region formed in this order from the silicon substrate side, a floating gate arranged so as to surround the outer periphery of the channel region with a tunnel insulating film interposed between the floating gate and the channel region, a control gate arranged so as to surround the outer periphery of the floating gate with an inter-polysilicon insulating film interposed between the control gate and the floating gate, and a control gate line electrically connected to the control gate and extending in a predetermined direction. The inter-polysilicon insulating film is arranged so as to be interposed between the floating gate and the lower and inner side surfaces of the control gate and between the floating gate and the lower surface of the control gate line.Type: GrantFiled: June 17, 2011Date of Patent: June 25, 2013Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 8471325Abstract: According to one embodiment, a nonvolatile memory device includes a substrate, a first electrode, a second electrode, a third electrode, a first memory portion and a second memory portion. The first electrode extends in a first direction and is provided on the substrate. The second electrode extends in a second direction crossing the first direction and is provided on the first electrode. The third electrode extends in a third direction crossing the second direction and is provided on the second electrode. The first memory portion is provided between the first and the second electrodes and has a first oxygen composition ratio and a first layer thickness. The second memory portion is provided between the second and the third electrodes and has at least one of a second oxygen composition ratio different from the first oxygen composition ratio and a second layer thickness different from the first layer thickness.Type: GrantFiled: September 20, 2010Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Fukumizu, Noriko Bota
-
Patent number: 8456908Abstract: A multi-dot flash memory includes active areas arranged in a first direction, which extend to a second direction crossed to the first direction, the first and second direction being parallel to a surface of a semiconductor substrate, floating gates arranged in the first direction, which are provided above the active areas, a word line provided above the floating gates, which extends to the first direction, and bit lines provided between the floating gates, which extend to the second direction. Each of the floating gates has two side surfaces in the first direction, shapes of the two side surfaces are different from each other, and shapes of the facing surfaces of the floating gates which are adjacent to each other in the first direction are symmetrical.Type: GrantFiled: September 21, 2009Date of Patent: June 4, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Ichikawa, Hiroshi Watanabe, Kenji Kawabata
-
Patent number: 8421143Abstract: Disclosure is semiconductor device of a selective gate region, comprising a semiconductor layer, a first insulating film formed on the semiconductor layer, a first electrode layer formed on the first insulating layer, an element isolating region comprising an element isolating insulating film formed to extend through the first electrode layer and the first insulating film to reach an inner region of the semiconductor layer, the element isolating region isolating a element region and being self-aligned with the first electrode layer, a second insulating film formed on the first electrode layer and the element isolating region, an open portion exposing a surface of the first electrode layer being formed in the second insulating film, and a second electrode layer formed on the second insulating film and the exposed surface of the first electrode layer, the second electrode layer being electronically connected to the first electrode layer via the open portion.Type: GrantFiled: March 15, 2012Date of Patent: April 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Michiharu Matsui, Seiichi Mori, Riichiro Shirota, Yuji Takeuchi, Takeshi Kamigaichi
-
Patent number: 8421144Abstract: An electrically erasable programmable read-only memory includes a first polysilicon layer, a second polysilicon layer and a third polysilicon layer, the first polysilicon layer and the third polysilicon layer forming a control gate and the second polysilicon layer forming a floating gate. The first polysilicon layer is horizontally disposed in series with the second polysilicon layer and is connected to the third polysilicon layer, so that the control gate encloses all of the floating gate except for a tunnel surface of the floating gate.Type: GrantFiled: June 9, 2010Date of Patent: April 16, 2013Assignee: Electronics and Telecommunications Research InstituteInventor: Jin-Yeong Kang
-
Patent number: 8411506Abstract: A non-volatile memory and a manufacturing method thereof and a method for operating a memory cell are provided. The non-volatile memory includes a substrate, first and second doped regions, a charged-trapping structure, first and second gates and an inter-gate insulation layer. The first and second doped regions are disposed in the substrate and extend along a first direction. The first and second doped regions are arranged alternately. The charged-trapping structure is disposed on the substrate. The first and second gates are disposed on the charged-trapping structure. Each first gate is located above one of the first doped regions. The second gates extend along a second direction and are located above the second doped regions. The inter-gate insulation layer is disposed between the first gates and the second gates. Adjacent first and second doped regions and the first gate, the second gate and the charged-trapping structure therebetween define a memory cell.Type: GrantFiled: November 18, 2010Date of Patent: April 2, 2013Assignee: MACRONIX International Co., Ltd.Inventors: Guan-Wei Wu, I-Chen Yang, Yao-Wen Chang, Tao-Cheng Lu
-
Patent number: 8405140Abstract: In a nonvolatile semiconductor memory device, a floating gate is formed on a semiconductor substrate through a gate insulating film, and has a first portion contacting the gate insulating film and a second portion extending upwardly from a part of a surface of the first portion. A first diffusion layer is formed in the semiconductor substrate to have a plane parallel to a surface of the semiconductor substrate. A second diffusion layer is formed in the semiconductor substrate, to have the plane. A control gate is provided near the floating gate above a channel region in the semiconductor substrate and is formed on a first side of the first portion. A conductive film is connected with the first diffusion layer and is formed on a second side of the first portion and a first side of the second portion through the first insulating film.Type: GrantFiled: October 14, 2008Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventor: Eiji Io
-
Patent number: 8405139Abstract: Disclosure is semiconductor device of a selective gate region, comprising a semiconductor layer, a first insulating film formed on the semiconductor layer, a first electrode layer formed on the first insulating layer, an element isolating region comprising an element isolating insulating film formed to extend through the first electrode layer and the first insulating film to reach an inner region of the semiconductor layer, the element isolating region isolating a element region and being self-aligned with the first electrode layer, a second insulating film formed on the first electrode layer and the element isolating region, an open portion exposing a surface of the first electrode layer being formed in the second insulating film, and a second electrode layer formed on the second insulating film and the exposed surface of the first electrode layer, the second electrode layer being electronically connected to the first electrode layer via the open portion.Type: GrantFiled: April 13, 2011Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Michiharu Matsui, Seiichi Mori, Riichiro Shirota, Yuji Takeuchi, Takeshi Kamigaichi
-
Patent number: 8405137Abstract: Single transistor floating-body DRAM devices have a vertical channel transistor structure. The DRAM devices include a substrate, and first and second floating bodies disposed on the substrate and isolated from each other. A source region and a drain region are disposed under and above each of the first and second floating bodies. A gate electrode is disposed between the first and second floating bodies. Methods of fabricating the single transistor floating-body DRAM devices are also provided.Type: GrantFiled: November 21, 2011Date of Patent: March 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Zong-Liang Huo, Seung-Jae Baik, In-Seok Yeo, Hong-Sik Yoon, Shi-Eun Kim
-
Patent number: 8390049Abstract: A structure of a semiconductor device including a substrate and a patterned layer is provided. The patterned layer being patterned to have an open area and a dense area is disposed on the substrate. The patterned layer includes, in the dense area, a first pattern adjacent to the open area and a second pattern. The first pattern has a first bottom. The second pattern has a second bottom width. The bottom of the first pattern includes a recess facing the open area, so that the first bottom width is close to the second bottom width.Type: GrantFiled: October 21, 2008Date of Patent: March 5, 2013Assignee: MACRONIX International Co., Ltd.Inventors: Shin-Chang Tsai, Hsin-Fang Su, Chun-Hung Lee
-
Patent number: 8377774Abstract: A split gate-type non-volatile semiconductor memory device includes a floating gate having an acute-angled portion between a side surface and an upper surface above a semiconductor substrate; a control gate provided apart from the floating gate to oppose to the acute-angled portion; and an insulating portion provided on the floating gate. A side surface of the insulating portion on a side of the control gate is inclined to a direction apart from the control gate with respect to a vertical line to the semiconductor substrate.Type: GrantFiled: March 6, 2012Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventor: Takaaki Nagai
-
Patent number: 8350315Abstract: Memory devices include a tunneling insulating layer disposed on a substrate, a charge storage layer disposed on the tunneling insulating layer, a blocking insulating layer disposed on the charge storage layer and a control gate electrode disposed on the blocking insulating layer. The control gate electrode may have an edge portion spaced farther apart from the blocking insulating layer than a central portion of the control gate electrode to concentrate charge density distribution on a central portion of a memory cell.Type: GrantFiled: August 18, 2009Date of Patent: January 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-soo Seol
-
Patent number: 8330203Abstract: A first insulation film is formed on a semiconductor substrate. A first gate electrode is formed on the first insulation film. A second insulation film is formed on an upper surface and a side surface of the first gate electrode. A second gate electrode is formed on the second insulation film. The entirety of that part of the second gate electrode, which is located above the second insulation film formed on the upper surface of the first gate electrode, is a silicide layer. At least a portion of that part of the second gate electrode, which is located on the side surface of the first gate electrode, is a silicon layer.Type: GrantFiled: July 22, 2009Date of Patent: December 11, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Toshitake Yaegashi
-
Patent number: 8330205Abstract: A memory device includes a first floating gate electrode on a substrate between adjacent isolation layers in the substrate, at least a portion of the first floating gate protruding above a portion of the adjacent isolation layers, a second floating gate electrode, electrically connected to the first floating gate electrode, on at least one of the adjacent isolation layers, a dielectric layer over the first and second floating gate electrodes, and a control gate over the dielectric layer and the first and second floating gate electrodes.Type: GrantFiled: March 4, 2011Date of Patent: December 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Hoon Lee, Donghoon Jang, Jong Jin Lee, Jeong-Dong Choe
-
Patent number: 8325516Abstract: A split gate memory cell. First and second well regions of respectively first and second conductivity types are formed in the substrate. A floating gate is disposed on a junction of the first and second well regions and insulated from the substrate. A control gate is disposed over the sidewall of the floating gate and insulated from the substrate and the floating gate and partially extends to the upper surface of the floating gate. A doping region of the first conductivity type is formed in the second well region. The first well region and the doping region respectively serve as source and drain regions of the split gate memory cell.Type: GrantFiled: October 22, 2009Date of Patent: December 4, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yue-Der Chih, Shine Chung, Wen-Ting Chu
-
Patent number: 8319272Abstract: The invention includes optoelectronic devices containing one or more layers of semiconductor-enriched insulator (with exemplary semiconductor-enriched insulator being silicon-enriched silicon oxide and silicon-enriched silicon nitride), and includes solar cells containing one or more layers of semiconductor-enriched insulator. The invention also includes methods of forming optoelectronic devices and solar cells.Type: GrantFiled: April 9, 2010Date of Patent: November 27, 2012Assignee: Micron Technology Inc.Inventor: Arup Bhattacharyya
-
Patent number: 8319270Abstract: A non-volatile memory of a semiconductor device has a tunnel insulation film provided on the active area; a floating gate electrode provided on the tunnel insulation film; a control gate electrode provided over the floating gate electrode; and an inter-electrode insulation film provided between the floating gate electrode and the control gate electrode, wherein, in a section of the non-volatile memory cell in a channel width direction, a dimension of a top face of the active area in the channel width direction is equal to or less than a dimension of a top face of the tunnel insulation film in the channel width direction, and the dimension of the top face of the tunnel insulation film in the channel width direction is less than a dimension of a bottom face of the floating gate electrode in the channel width direction.Type: GrantFiled: December 18, 2009Date of Patent: November 27, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Mutsuo Morikado, Kiyomi Naruke, Hiroaki Tsunoda, Tohru Maruyama, Fumitaka Arai
-
Patent number: 8310008Abstract: An electronic device can include a gate electrode having different portions with different conductivity types. In an embodiment, a process of forming the electronic device can include forming a semiconductor layer over a substrate, wherein the semiconductor layer has a particular conductivity type. The process can also include selectively doping a region of the semiconductor layer to form a first doped region having an opposite conductivity type. The process can further include patterning the semiconductor layer to form a gate electrode that includes a first portion and a second portion, wherein the first portion includes a portion of the first doped region, and the second region includes a portion of the semiconductor layer outside of the first doped region. In a particular embodiment, the electronic device can have a gate electrode having edge portions of one conductivity type and a central portion having an opposite conductivity type.Type: GrantFiled: July 27, 2010Date of Patent: November 13, 2012Assignee: Spansion LLCInventor: Burchell B. Baptiste
-
Patent number: 8278700Abstract: For providing a cheap semiconductor memory device with improving reliability by level of a cell, in the place of escaping from defects on memory cells electrically, through such as ECC, and further for providing a cell structure enabling scaling-down in the vertical direction with maintaining the reliability, in a semiconductor memory device, upon which high-speeded read-out operation is required, a charge storage region is constructed with particles made from a large number of semiconductor charge storage small regions, each being independent, thereby increasing the reliability by the cell level.Type: GrantFiled: March 25, 2011Date of Patent: October 2, 2012Assignee: Renesas Electronics CorporationInventors: Taro Osabe, Tomoyuki Ishii, Kazuo Yano, Takashi Kobayashi
-
Patent number: 8268703Abstract: A process of forming a rough interface in a semiconductor substrate. The process includes the steps of depositing a material on a surface of the substrate, forming a zone of irregularities in the material, and forming a rough interface in the semiconductor substrate by a thermal oxidation of the material and a part of the substrate. Additionally, the surface of the oxidized material may be prepared and the surface may be assembled with a second substrate.Type: GrantFiled: July 13, 2007Date of Patent: September 18, 2012Assignee: S.O.I.TEC Silicon on Insulator TechnologiesInventors: Bernard Aspar, Chrystelle Lagahe Blanchard, Nicolas Sousbie
-
Patent number: 8264025Abstract: A nonvolatile memory device and a method of forming a nonvolatile memory device are provided. The nonvolatile memory device includes an active region of a semiconductor substrate defined by a device isolation layer, a tunnel insulating structure disposed on the active region, and a charge storage structure disposed on the tunnel insulating structure. The nonvolatile memory device also includes a gate interlayer dielectric layer disposed on the charge storage structure, and a control gate electrode disposed on the gate interlayer dielectric layer. The charge storage structure includes an upper charge storage structure and a lower charge storage structure, and the upper charge storage structure has a higher impurity concentration than the lower charge storage structure.Type: GrantFiled: November 21, 2008Date of Patent: September 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Jun Lee, Woon-Kyung Lee
-
Patent number: 8258567Abstract: A two-transistor non-volatile memory cell is formed in a semiconductor body. A memory-transistor well is disposed within the semiconductor body. A switch-transistor well is disposed within the semiconductor body and is electrically isolated from the memory transistor well. A memory transistor including spaced-apart source and drain regions is formed within the memory-transistor well. A switch transistor including spaced-apart source and drain regions is formed within the switch-transistor well region. A floating gate is insulated from and self aligned with the source and drain regions of the memory transistor and switch transistor. A control gate is disposed above and aligned to the floating gate and with the source and drain regions of the memory transistor and the switch transistor.Type: GrantFiled: March 1, 2011Date of Patent: September 4, 2012Assignee: Actel CorporationInventors: Fethi Dhaoui, John McCollum, Vidyadhara Bellippady, Zhigang Wang
-
Patent number: 8258565Abstract: There is provided a nonvolatile semiconductor memory device, including, a tunnel insulator, a floating gate electrode including a first floating gate electrode and a second floating gate electrode being constituted with a nondegenerate state semiconductor, an intergate insulating film formed to cover at least continuously an upper and a portion of a side surface of the floating gate electrode, and a control gate electrode in order, and an isolation insulating film, a lower portion of the isolation insulating film being embedded in the semiconductor substrate in both sides of the floating gate electrode along a channel width direction, an upper portion of the isolation insulating film contacting with a side surface of the first floating gate electrode and protruding to a level between an upper surface of the semiconductor substrate and an upper surface of the first floating gate electrode.Type: GrantFiled: December 17, 2009Date of Patent: September 4, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yoshio Ozawa
-
Patent number: 8247857Abstract: A nonvolatile semiconductor memory device includes: a semiconductor member; a memory film provided on a surface of the semiconductor member and being capable of storing charge; and a plurality of control gate electrodes provided on the memory film, spaced from each other, and arranged along a direction parallel to the surface. Average dielectric constant of a material interposed between one of the control gate electrodes and a portion of the semiconductor member located immediately below the control gate electrode adjacent to the one control gate electrode is lower than average dielectric constant of a material interposed between the one control gate electrode and a portion of the semiconductor member located immediately below the one control gate electrode.Type: GrantFiled: March 17, 2009Date of Patent: August 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Fumiki Aiso
-
Patent number: 8247861Abstract: A semiconductor device and method of making a semiconductor device are disclosed. A semiconductor body, a floating gate poly and a source/drain region are provided. A metal interconnect region with a control gate node is provided that capacitively couples to the floating gate poly.Type: GrantFiled: July 18, 2007Date of Patent: August 21, 2012Assignee: Infineon Technologies AGInventors: Georg Tempel, Ernst-Otto Andersen, Achim Gratz
-
Patent number: 8237211Abstract: A non-volatile semiconductor storage device has a memory string including a plurality of electrically rewritable memory cells connected in series. The non-volatile semiconductor storage device also has a protruding layer formed to protrude upward with respect to a substrate. The memory string includes: a plurality of first conductive layers laminated on the substrate; a first semiconductor layer formed to penetrate the plurality of first conductive layers; and an electric charge storage layer formed between the first conductive layers and the first semiconductor layer, and configured to be able to store electric charges. Each of the plurality of first conductive layers includes: a bottom portion extending in parallel to the substrate; and a side portion extending upward with respect to the substrate along the protruding layer at the bottom portion. The protruding layer has a width in a first direction parallel to the substrate that is less than or equal to its length in a lamination direction.Type: GrantFiled: September 9, 2009Date of Patent: August 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kito, Hiroyasu Tanaka, Masaru Kidoh, Yosuke Komori, Megumi Ishiduki, Akihiro Nitayama, Hideaki Aochi, Hitoshi Ito, Yasuyuki Matsuoka
-
Patent number: 8237214Abstract: A non-volatile memory device including a metal-insulator transition (MIT) material is provided. The non-volatile memory device includes a gate stack having a tunneling layer, a charge trap layer, a blocking layer and a gate electrode formed on a substrate, wherein at least one of the tunneling layer and the blocking layer is formed of an MIT (metal-insulator transition) material.Type: GrantFiled: October 31, 2007Date of Patent: August 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Wan-jun Park, Jo-won Lee, Sang-hun Jeon, Chung-woo Kim
-
Patent number: 8227850Abstract: A method for fabricating a gated semiconductor device, and the device resulting from performing the method. In a preferred embodiment, the method includes forming a hard mask for use in gate formation on one or more layers of alternately insulating and conducting material that have been formed on a substrate. The hard mask preferably includes three layers; a lower nitride layer, a middle oxide, and an upper nitride layer. In this embodiment, the middle oxide layer is formed with the rest of the hard mask, and then reduced in a lateral dimension, preferably using a DHF dip. A dielectric layer formed over the gate structure, including the hard mask, then etched back, self-aligns to be reduced-dimension oxide layer. In addition, where two conducting, that is gate layers are present, the lower layer is laterally reduced in dimension on at least one side to create an undercut.Type: GrantFiled: March 12, 2010Date of Patent: July 24, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Chang Liu, Ming-Hui Shen, Chi-Hsin Lo, Chia-Shiung Tsai, Yi-Shin Chu
-
Patent number: 8227852Abstract: A nonvolatile semiconductor memory includes a memory cell including, a semiconductor substrate, a first insulating layer on the semiconductor substrate, a floating gate on the first insulating layer, a second insulating layer on the floating gate, and a control gate electrode on the second insulating layer, wherein the floating gate is comprised a first conductive layer which is contact with the first insulating layer, a second conductive layer which is contact with the second insulating layer, and a semiconductor layer between the first and second conductive layers, and each of the first and second conductive layer is a metal layer or a silicide layer.Type: GrantFiled: August 15, 2007Date of Patent: July 24, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Watanabe