For Protecting Against Gate Insulator Breakdown Patents (Class 257/356)
-
Patent number: 8969968Abstract: An ESD protection structure and a semiconductor device having an ESD protection structure with the ESD protection structure including a patterned conductive ESD protection layer. The ESD protection layer is patterned to have a first portion of a substantially closed ring shape having an outer contour line and an inner contour line parallel with each other. The outer and the inner contour lines are waved lines. The first portion further has a midline between and parallel with the outer and the inner contour lines. The midline is a waved line having a substantially constant curvature at each point of the midline. Therefore the ESD protection layer has a substantially uniform curvature and an increased perimeter which advantageously improve the breakdown voltage and the current handling capacity of the ESD protection structure.Type: GrantFiled: December 26, 2013Date of Patent: March 3, 2015Assignee: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Rongyao Ma, Tieshing Li
-
Patent number: 8963252Abstract: Semiconductor devices and methods of forming the same are provided. The semiconductor device may include a semiconductor element disposed on a substrate and including an insulating layer and a gate electrode, a doped region having a first conductivity-type on the substrate, a conductive interconnection electrically connected to the gate electrode, and a first contact plug having a second conductivity-type and electrically connecting the conductive interconnection and the doped region to each other and constituting a Zener diode by junction with the doped region.Type: GrantFiled: September 14, 2012Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Moojin Kim, Jeongyun Lee
-
Patent number: 8946825Abstract: During various processing operations, ions from process plasma may be transfer to a deep n-well (DNW) formed under devices structures. A reverse-biased diode may be connected to the signal line to protect a gate dielectric formed outside the DNW and is connected to the drain of the transistor formed inside the DNW.Type: GrantFiled: March 28, 2012Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: David Yen, Sung-Chieh Lin, Kuoyuan (Peter) Hsu
-
Patent number: 8946824Abstract: A standard cell has gate patterns extending in Y direction and arranged at an equal pitch in X direction. End portions of the gate patterns are located at the same position in Y direction, and have an equal width in X direction. A diode cell is located next to the standard cell in Y direction, and includes a plurality of opposite end portions formed of gate patterns that are opposed to the end portions, in addition to a diffusion layer which functions as a diode.Type: GrantFiled: April 15, 2014Date of Patent: February 3, 2015Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Kazuyuki Nakanishi, Masaki Tamaru
-
Patent number: 8921941Abstract: An electrostatic discharge (ESD) protection device includes a substrate; a source region of a first conductivity type in the substrate; a drain region of the first conductivity type in the substrate; a gate electrode overlying the substrate between the source region and the drain region; and a core pocket doping region of the second conductivity type within the drain region. The core pocket doping region does not overlap with an edge of the drain region.Type: GrantFiled: May 9, 2011Date of Patent: December 30, 2014Assignee: Mediatek Inc.Inventors: Ming-Tzong Yang, Ming-Cheng Lee
-
Patent number: 8916934Abstract: A structure is designed with an external terminal (100) and a reference terminal (102). A first transistor (106) is formed on a substrate. The first transistor has a current path coupled between the external terminal and the reference terminal. A second transistor (118) has a current path coupled between the external terminal and the substrate. A third transistor (120) has a current path coupled between the substrate and the reference terminal.Type: GrantFiled: January 28, 2013Date of Patent: December 23, 2014Assignee: Texas Instruments IncorporatedInventors: Robert Steinhoff, Jonathan Brodsky, Thomas A. Vrotsos
-
Patent number: 8907424Abstract: A protection diode includes: a semiconductor substrate; a well region of a first conductivity type in the semiconductor substrate; a gate side diffusion region of a second conductivity type in the semiconductor substrate and joined to the well region; a grounding side diffusion region of the second conductivity type in the semiconductor substrate, separated from the gate side diffusion region, and joined to the well region; a gate side electrode connected between a gate of a transistor and the gate side diffusion region; and a grounding electrode connected to the grounding side diffusion region. Dopant impurity concentration in the grounding side diffusion region is lower than dopant impurity concentration in the gate side diffusion region.Type: GrantFiled: January 11, 2013Date of Patent: December 9, 2014Assignee: Mitsubishi Electric CorporationInventor: Koichi Fujita
-
Patent number: 8907373Abstract: A protection device includes a triac and triggering units. Each triggering unit is formed by a MOS transistor configured to operate at least temporarily in a hybrid operating mode and a field-effect diode. The field-effect diode has a controlled gate that is connected to the gate of the MOS transistor.Type: GrantFiled: September 27, 2012Date of Patent: December 9, 2014Assignee: STMicroelectronics SAInventors: Philippe Galy, Jean Jimenez, Johan Bourgeat, Boris Heitz
-
Patent number: 8872269Abstract: An antenna cell for preventing plasma enhanced gate dielectric failures, is provided. The antenna cell design utilizes a polysilicon lead as a gate for a dummy transistor. The polysilicon lead may be one of a group of parallel, nested polysilicon lead. The dummy transistor includes the gate coupled to a substrate maintained at VSS, either directly through a metal lead or indirectly through a tie-low cell. The gate is disposed over a dielectric disposed over a continuous source/drain region in which the source and drain are tied together. A diode is formed with the semiconductor substrate within which it is formed. The source/drain region is coupled to another metal lead which may be an input pin and is coupled to active transistor gates, preventing plasma enhanced gate dielectric damage to the active transistors.Type: GrantFiled: December 12, 2011Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jen-Hang Yang, Chun-Fu Chen, Pin-Dai Sue, Hui-Zhong Zhuang
-
Patent number: 8847319Abstract: Dummy structures between a high voltage (HV) region and a low voltage (LV) region of a substrate are disclosed, along with methods of forming the dummy structures. An embodiment is a structure comprising a HV gate dielectric over a HV region of a substrate, a LV gate dielectric over a LV region of the substrate, and a dummy structure over a top surface of the HV gate dielectric. A thickness of the LV gate dielectric is less than a thickness of the HV gate dielectric. The dummy structure is on a sidewall of the HV gate dielectric.Type: GrantFiled: March 9, 2012Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huei-Ru Liu, Chien-Chih Chou, Kong-Beng Thei, Gwo-Yuh Shiau
-
Patent number: 8847275Abstract: The component incorporates, in topological terms, a scalable number of triac structures in a concentric annular arrangement. The component can be used with an electronic device to protect against electrostatic discharges. For example, the components can be used to protect the input/output pad, the first power supply terminal, and the second power supply terminal of an integrated circuit against electrostatic discharges.Type: GrantFiled: March 12, 2013Date of Patent: September 30, 2014Assignee: STMicroelectronics S.A.Inventors: Jean Jimenez, Philippe Galy, Boris Heitz
-
Patent number: 8823106Abstract: The present invention mainly provides an ESD protective element which can be built in high voltage semiconductor integrated circuit devices without increasing the chip area. An ESD protective element according to one embodiment has a construction comprising a semiconductor layer, a first region of a first conduction type formed in the semiconductor layer, a first region of a second conduction type formed in the semiconductor layer away from the first region of the first conduction type, a second region of the second conduction type formed in the first region of the second conduction type and has a higher impurity concentration than it, and a second region of the first conduction type formed in the second region of the second conduction type and has a high impurity concentration. The first and second regions of the second conduction type are in an electrically floating state.Type: GrantFiled: November 8, 2010Date of Patent: September 2, 2014Assignee: Panasonic CorporationInventors: Teruhisa Ikuta, Yoshinobu Satou
-
Patent number: 8816438Abstract: A semiconductor device and method of making such device is presented herein. The semiconductor device includes a plurality of memory cells, a plurality of p-n junctions, and a metal trace of a first metal layer. Each of the plurality of memory cells includes a first gate disposed over a first dielectric, a second gate disposed over a second dielectric and adjacent to a sidewall of the first gate, a first doped region in the substrate adjacent to the first gate, and a second doped region in the substrate adjacent to the second gate. The plurality of p-n junctions are electrically isolated from the doped regions of each memory cell. The metal trace extends along a single plane between a via to the second gate of at least one memory cell in the plurality of memory cells, and a via to a p-n junction within the plurality of p-n junctions.Type: GrantFiled: December 14, 2012Date of Patent: August 26, 2014Assignee: Spansion LLCInventors: Chun Chen, Sameer Haddad, Kuo Tung Chang, Mark Ramsbey, Unsoon Kim, Shenqing Fang
-
Patent number: 8810004Abstract: A resistor-equipped transistor includes a package that provides an external collector connection node (114, 134), an external emitter connection node (120, 140) and an external base connection node (106, 126). The package contains a substrate upon which a transistor (102, 122), first and second resistors, and first and second diodes are formed. The transistor has an internal collector (118, 138), an internal emitter (120, 140) and an internal base (116, 136) with the first resistor (104, 124) being electrically connected between the internal base and the external base connection node and the second resistor (108, 128) being electrically connected between the internal base and the internal emitter.Type: GrantFiled: November 26, 2009Date of Patent: August 19, 2014Assignee: NXP, B.V.Inventors: Stefan Bengt Berglund, Steffen Holland, Uwe Podschus
-
Patent number: 8779516Abstract: A second conduction-type MIS transistor in which a source is coupled to a second power source over the surface of a first conduction-type well and a drain is coupled to the open-drain signal terminal is provided. A second conduction-type first region is provided at both sides of the MIS transistor in parallel with a direction where the electric current of the MIS transistor flows and coupled to the open-drain signal terminal. The whole these components are surrounded by a first conduction-type guard ring coupled to the second power source and the outside surrounded by the first conduction-type guard ring is further surrounded by a second conduction-type guard ring coupled to a first power source. Thereby, the semiconductor device is capable of achieving ESD protection of an open-drain signal terminal having a small area and not providing a protection element between power source terminals.Type: GrantFiled: July 22, 2011Date of Patent: July 15, 2014Assignee: Renesas Electronics CorporationInventor: Toshikatsu Kawachi
-
Patent number: 8772861Abstract: One embodiment of the invention relates to a field effect trench transistor with a multiplicity of transistor cells that are arranged like an array and whose gate electrodes are arranged in active trenches formed in a semiconductor body. Inactive trenches are arranged in the array of the transistor cells, there being no gate electrodes situated in said inactive trenches, and a series of polysilicon diodes are integrated in one or more of the inactive trenches which diodes, for protection against damage to the gate oxide through ESD pulses, are contact-connected to a source metallization at one of their ends and to a gate metallization at their other end, and/or alternatively or additionally one or more polysilicon zener diodes connected in series is or are integrated in the inactive trench or trenches and contact-connected to the gate metallization by one of its or their ends and to drain potential by its or their other end.Type: GrantFiled: September 20, 2005Date of Patent: July 8, 2014Assignee: Infineon Technologies AGInventors: Markus Zundel, Norbert Krischke, Thorsten Meyer
-
Publication number: 20140183639Abstract: An ESD protection structure and a semiconductor device having an ESD protection structure with the ESD protection structure including a patterned conductive ESD protection layer. The ESD protection layer is patterned to have a first portion of a substantially closed ring shape having an outer contour line and an inner contour line parallel with each other. The outer and the inner contour lines are waved lines. The first portion further has a midline between and parallel with the outer and the inner contour lines. The midline is a waved line having a substantially constant curvature at each point of the midline. Therefore the ESD protection layer has a substantially uniform curvature and an increased perimeter which advantageously improve the breakdown voltage and the current handling capacity of the ESD protection structure.Type: ApplicationFiled: December 26, 2013Publication date: July 3, 2014Applicant: Chengdu Monolithic Power Systems, Co., Ltd.Inventors: Rongyao Ma, Tieshing Li
-
Patent number: 8748987Abstract: A standard cell has gate patterns extending in Y direction and arranged at an equal pitch in X direction. End portions of the gate patterns are located at the same position in Y direction, and have an equal width in X direction. A diode cell is located next to the standard cell in Y direction, and includes a plurality of opposite end portions formed of gate patterns that are opposed to the end portions, in addition to a diffusion layer which functions as a diode.Type: GrantFiled: October 24, 2013Date of Patent: June 10, 2014Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Kazuyuki Nakanishi, Masaki Tamaru
-
Patent number: 8742475Abstract: In one aspect of the present invention, a field effect transistor (FET) device includes a first FET including a dielectric layer disposed on a substrate, a first portion of a first metal layer disposed on the dielectric layer, and a second metal layer disposed on the first metal layer, a second FET including a second portion of the first metal layer disposed on the dielectric layer, and a boundary region separating the first FET from the second FET.Type: GrantFiled: July 20, 2012Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Dechao Guo, Shu-Jen Han, Chung-Hsun Lin, Yanfeng Wang
-
Patent number: 8723263Abstract: An electrostatic discharge (ESD) includes a semiconductor substrate having the first conductive type, a well having the first conductive type, a buried layer having the second conductive type and a well having the second conductive type. The buried layer having a second conductive type is disposed in the semiconductor substrate under the well having the first conductive type. The well having the second conductive type disposed to divide the well having the first conductive type into a first well and a second well. The well having the second conductive type contacts the buried layer, and the well having the second conductive type and the buried layer are jointly used to isolate the first well from the second well.Type: GrantFiled: July 24, 2012Date of Patent: May 13, 2014Assignee: United Microelectronics Corp.Inventors: Mei-Ling Chao, Yi-Chun Chen, Lu-An Chen, Tai-Hsiang Lai, Tien-Hao Tang
-
Patent number: 8686507Abstract: A system and method for electrostatic discharge protection. The system includes a plurality of transistors. The plurality of transistors includes a plurality of gate regions, a plurality of source regions, and a plurality of drain regions. The plurality of source regions and the plurality of drain regions are located within an active area in a substrate, and the active area is adjacent to at least an isolation region in the substrate. Additionally, the system includes a polysilicon region. The polysilicon region is separated from the substrate by a dielectric layer, and the polysilicon region intersects each of the plurality of gate regions. At least a part of the polysilicon region is on the active area.Type: GrantFiled: September 6, 2006Date of Patent: April 1, 2014Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Ting Chieh Su, Min Chie Jeng, Chin Chang Liao, Jun Cheng Huang
-
Patent number: 8674445Abstract: An electrostatic discharge failure protective element (50) is provided with second conductivity type source region (4) and drain region (5), which are formed at a prescribed interval to sandwich a channel region (3) on the surface of a first conductivity type semiconductor substrate (1); a first conductivity type well region (7) formed to cover the source region; a second conductivity type buried layer (8) formed below the first conductivity type well region; a second conductivity type first impurity region (9a) formed between the drain region and the buried layer to constitute a current path; and a second conductivity type second impurity region (9b) to isolate the well region and the semiconductor substrate one from the other.Type: GrantFiled: September 26, 2008Date of Patent: March 18, 2014Assignee: Semiconductor Components Industries, LLCInventor: Shuji Fujiwara
-
Patent number: 8664726Abstract: An electrostatic discharge (ESD) device includes a substrate, an external well of a first conductivity type in the substrate, and an internal well of a second conductivity type in the external well, the first conductivity type opposite the second conductivity type. The ESD device further includes a first heavily doped region of the first conductivity type located at a surface of the internal well, a second heavily doped region of the second conductivity type located at a surface of the internal well, and a third heavily doped region of the first conductivity type located at a surface of the external well. The second heavily doped region is interposed between and spaced from each of the first and third heavily doped regions, and at least one of a space between the first and second heavily doped regions and a space between the second and third heavily doped regions is devoid of a device isolation structure of electrical isolation material.Type: GrantFiled: March 7, 2011Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-ryul Chang, Oh-kyunm Kwon
-
Patent number: 8598668Abstract: A standard cell has gate patterns extending in Y direction and arranged at an equal pitch in X direction. End portions of the gate patterns are located at the same position in Y direction, and have an equal width in X direction. A diode cell is located next to the standard cell in Y direction, and includes a plurality of opposite end portions formed of gate patterns that are opposed to the end portions, in addition to a diffusion layer which functions as a diode.Type: GrantFiled: February 14, 2013Date of Patent: December 3, 2013Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Kazuyuki Nakanishi, Masaki Tamaru
-
Patent number: 8598667Abstract: A semiconductor device includes a thin-film diode (1) and a protection circuit with a protection diode (20). The thin-film diode (1) includes: a semiconductor layer with first, second and channel regions; a gate electrode; a first electrode (S1) connected to the first region and the gate electrode; and a second electrode (D1) connected to the second region. The conductivity type of the thin-film diode (1) may be N-type and the anode electrode of the protection diode (20) may be connected to a line (3) that is connected to either the gate electrode or the first electrode of the thin-film diode (1). Or the conductivity type of the thin-film diode may be P-type and the cathode electrode of the protection diode may be connected to the line that is connected to either the gate electrode or the first electrode of the thin-film diode. The protection circuit includes no other diodes that are connected to the line (3) so as to have a current flowing direction opposite to the protection diode's (20).Type: GrantFiled: June 1, 2010Date of Patent: December 3, 2013Assignee: Sharp Kabushiki KaishaInventor: Hiroyuki Moriwaki
-
Patent number: 8592911Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device has a metal sidewall spacer on the sidewall of a gate electrode on the drain region side. The metal sidewall spacer is made of such metals as Ta, which has an oxygen scavenging effect and can effectively reduce EOT on the drain region side, and thus the ability to control the short channel is effectively increased. In addition, since EOT on the source region side is larger, the carrier mobility of the device will not be degraded. Moreover, such asymmetric device may have a better driving performance.Type: GrantFiled: September 25, 2010Date of Patent: November 26, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qingqing Liang, Huicai Zhong, Huilong Zhu
-
Patent number: 8592910Abstract: A semiconductor body includes a protective structure. The protective structure (10) includes a first and a second region (11, 12) which have a first conductivity type and a third region (13) that has a second conductivity type. The second conductivity type is opposite the first conductivity type. The first and the second region (11, 12) are arranged spaced apart in the third region (13), so that a current flow from the first region (11) to the second region (12) is made possible for the limiting of a voltage difference between the first and the second region (11, 12). The protective structure includes an insulator (14) that is arranged on the semiconductor body (9) and an electrode (16) that is constructed with floating potential and is arranged on the insulator (14).Type: GrantFiled: September 16, 2009Date of Patent: November 26, 2013Assignee: AMS AGInventor: Hubert Enichlmair
-
Patent number: 8581344Abstract: A laterally diffused metal oxide semiconductor transistor. The laterally diffused metal oxide semiconductor transistor includes a substrate, a drain formed thereon, a source formed on the substrate, comprising a plurality of individual sub-sources respectively corresponding to various sides of the drain, a plurality of channels formed in the substrate between the sub-sources and the drain, a gate overlying a portion of the sub-sources and the channels, and a drift layer formed in the substrate underneath the drain.Type: GrantFiled: April 6, 2007Date of Patent: November 12, 2013Assignee: Vanguard International Semiconductor CorporationInventor: Ya-Sheng Liu
-
Patent number: 8581345Abstract: An embodiment of a charge-balance power device formed in an epitaxial layer having a first conductivity type and housing at least two columns of a second conductivity type, which extend through the epitaxial layer. A first and a second surface region of the second conductivity type extend along the surface of the epitaxial layer on top of, and in contact with, a respective one of the columns, and a second and a third surface region of the first conductivity type extends within the first and the second surface region, respectively, facing the surface of the epitaxial layer. The columns extend at a distance from each other and are arranged staggered to one another with respect to a first direction and partially facing one another with respect to a second direction transversal to the first direction.Type: GrantFiled: April 8, 2011Date of Patent: November 12, 2013Assignee: STMicroelectronics S.r.l.Inventors: Fabio Russo, Antonio Grimaldi, Fabio Zara
-
Patent number: 8575700Abstract: A charge-balance power device formed in an epitaxial layer having a first conductivity type and housing at least two columnar structures of a second conductivity type, which extend through the epitaxial layer. A first surface region of the second conductivity type extends along the surface of the epitaxial layer on top of, and in contact with, the columns, and a second surface region of the first conductivity type extends within the first surface region, and also faces the surface of the epitaxial layer. The columns extend at a distance from one another from the first surface region so as to delimit between them an epitaxial portion that defines a current path so as to reduce the on-resistivity of the device.Type: GrantFiled: June 5, 2008Date of Patent: November 5, 2013Assignee: STMicroelectronics S.r.l.Inventor: Fabio Zara
-
Patent number: 8569780Abstract: A trench semiconductor power device integrated with a Gate-Source and a Gate-Drain clamp diodes without using source mask is disclosed, wherein a plurality source regions of a first conductivity type of the trench semiconductor device and multiple doped regions of the first conductivity type of the clamp diodes are formed simultaneously through contact open areas defined by a contact mask.Type: GrantFiled: September 27, 2011Date of Patent: October 29, 2013Assignee: Force MOS Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8564047Abstract: A semiconductor power device having shielded gate structure integrated with a trenched clamp diode formed in a semiconductor silicon layer, wherein the shielded gate structure comprises a shielded electrode formed by a first poly-silicon layer and a gate electrode formed by a second poly-silicon layer. The trenched clamp diode is formed by the first poly-silicon layer. A shielded gate mask used to define the shielded gate is also used to define the trenched clamp diode. Therefore, one poly-silicon layer and a mask for the trenched clamp diode are saved.Type: GrantFiled: September 27, 2011Date of Patent: October 22, 2013Assignee: Force MOS Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20130264648Abstract: A protection diode includes: a semiconductor substrate; a well region of a first conductivity type in the semiconductor substrate; a gate side diffusion region of a second conductivity type in the semiconductor substrate and joined to the well region; a grounding side diffusion region of the second conductivity type in the semiconductor substrate, separated from the gate side diffusion region, and joined to the well region; a gate side electrode connected between a gate of a transistor and the gate side diffusion region; and a grounding electrode connected to the grounding side diffusion region. Dopant impurity concentration in the grounding side diffusion region is lower than dopant impurity concentration in the gate side diffusion region.Type: ApplicationFiled: January 11, 2013Publication date: October 10, 2013Applicant: Mitsubishi Electric CorporationInventor: Koichi Fujita
-
Patent number: 8554279Abstract: A boosting circuit unit supplies a boosting voltage to one terminal of a backlight. A boosting comparator compares a voltage applied to the other terminal of the backlight with a predetermined reference voltage value, and outputs a comparison result as a feedback signal reflecting the boosting voltage to the boosting circuit unit. An LED driver unit is connected to the other terminal of the backlight and supplies drive current to the backlight. An acquisition unit acquires a PWM signal, which is generated based on the content of a video signal and can be used to change the luminance of the backlight. An LPF unit outputs a time-averaged signal of the acquired PWM signal as a control signal to be supplied to the LED driver unit.Type: GrantFiled: November 12, 2008Date of Patent: October 8, 2013Assignees: Semiconductor Components Industries, LLC., Sanyo Semiconductor Co., Ltd.Inventor: Nobuyuki Otaka
-
Patent number: 8541785Abstract: An object is to reduce an occupied area of a protection circuit. Another object is to increase the reliability of a display device including the protection circuit. The protection circuit includes a first wiring over a substrate, an insulating film over the first wiring, and a second wiring over the insulating film.Type: GrantFiled: February 5, 2009Date of Patent: September 24, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kunio Hosoya, Saishi Fujikawa, Yukie Suzuki
-
Patent number: 8541848Abstract: To limit or prevent current crowding, various HV-MOSFET embodiments include a current diversion region disposed near a drain region of an HV-MOSFET and near an upper surface of the semiconductor substrate. In some embodiments, the current diversion region is disposed near a field plate of the HV-MOSFET, wherein the field plate can also help to reduce or “smooth” electric fields near the drain to help limit current crowding. In some embodiments, the current diversion region is a p-doped, n-doped, or intrinsic region that is at a floating voltage potential. This current diversion region can push current deeper into the substrate of the HV-MOSFET (relative to conventional HV-MOSFETs), thereby reducing current crowding during ESD events. By reducing current crowding, the current diversion region makes the HV-MOSFETs disclosed herein more impervious to ESD events and, therefore, more reliable in real-world applications.Type: GrantFiled: October 12, 2011Date of Patent: September 24, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yun-Pei Huang, Yi-Feng Chang, Jam-Wem Lee
-
Patent number: 8530969Abstract: A semiconductor device includes a substrate, a gate structure, a source structure and a drain structure. The substrate includes a deep well region, and the gate structure is disposed on the deep well region. The source structure is formed within the deep well and located at a first side of the gate structure. The drain structure is formed within the deep well region and located at a second side of the gate structure. The drain structure includes a first doped region of a first conductivity type, a first electrode and a second doped region of a second conductivity type. The first doped region is located in the deep well region; the first electrode is electrically connected to the first doped region. The second doped region is disposed within the first doped region and between the first electrode and the gate structure.Type: GrantFiled: February 9, 2012Date of Patent: September 10, 2013Assignee: United Microelectronics CorporationInventors: Lu-An Chen, Tai-Hsiang Lai, Tien-Hao Tang
-
Patent number: 8531037Abstract: Disclosed is a power supply line in which a voltage drop generated in a resistance component of a metal line which delivers a power voltage is minimized so that the level of the power supply voltage delivered to a semiconductor chip becomes constant in the entire area of the semiconductor chip. The semiconductor chip includes: at least two power supply pads to which a power voltage applied from an external unit of the semiconductor chip is supplied; power supply main metal lines connected to each of the power supply pads; power supply branch metal lines extended from each of the power supply main metal lines to deliver a power voltage to a circuit in the semiconductor chip; and at least an electrostatic discharge (ESD) improvement dummy pad, wherein the ESD improvement dummy pad is electrically connected to the corresponding power supply main metal line and the corresponding power supply branch metal line to minimize a voltage drop.Type: GrantFiled: October 27, 2008Date of Patent: September 10, 2013Assignee: Silicon Works Co., Ltd.Inventors: Yong-Icc Jung, Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Patent number: 8476709Abstract: An ESD protection device includes an MOS transistor with a source region, drain region and gate region. A node designated for ESD protection is electrically coupled to the drain. A diode is coupled between the gate and source, wherein the diode would be reverse biased if the MOS transistor were in the active operating region.Type: GrantFiled: August 24, 2006Date of Patent: July 2, 2013Assignee: Infineon Technologies AGInventors: Cornelius Christian Russ, David Alvarez
-
Patent number: 8461620Abstract: An optically triggered semiconductor switch includes an anode metallization layer; a cathode metallization layer; a semiconductor between the anode metallization layer and the cathode metallization layer and a photon source. The semiconductor includes at least four layers of alternating doping in the form P-N-P-N, in which an outer layer adjacent to the anode metallization layer forms an anode and an outer layer adjacent the cathode metallization layer forms a cathode and in which the anode metallization layer has a window pattern of optically transparent material exposing the anode layer to light. The photon source emits light having a wavelength, with the light from the photon source being configured to match the window pattern of the anode metallization layer.Type: GrantFiled: May 19, 2011Date of Patent: June 11, 2013Assignee: Applied Pulsed Power, Inc.Inventors: Steven C. Glidden, Howard D. Sanders
-
Patent number: 8450805Abstract: A high-resistance element is connected as a part of a control resistor between a control terminal pad and a protecting element, immediately near the control terminal pad. Thus, even if a high-frequency analog signal leaks to the control resistor, the leaked signal is attenuated by the high-resistance element. This substantially eliminates the possibility of the high-frequency analog signal transmitting to the control terminal pad. Accordingly, an increase in insertion loss can be suppressed.Type: GrantFiled: December 22, 2005Date of Patent: May 28, 2013Assignee: Semiconductor Components Industries, LLCInventors: Tetsuro Asano, Mikito Sakakibara
-
Patent number: 8421087Abstract: A semiconductor module having one or more silicon carbide diode elements mounted on a switching element is provided in which the temperature rise is reduced by properly disposing each of the diode elements on the switching element, to thereby provide a thermal dissipation path for the respective diode elements. The respective diode elements are arranged on a non-central portion of the switching element, to facilitate dissipation of the heat produced by each of the diode elements, whereby the temperature rise in the semiconductor module is reduced.Type: GrantFiled: December 6, 2011Date of Patent: April 16, 2013Assignee: Mitsubishi Electric CorporationInventors: Kiyoshi Arai, Gourab Majumdar
-
Patent number: 8405152Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programmable attenuation and a programmable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: October 7, 2011Date of Patent: March 26, 2013Assignee: Broadcom CorporationInventors: Agnes N. Woo, Kenneth R. Kindsfater, Fang Lu
-
Patent number: 8384124Abstract: The output circuit uses an IGBT incorporating a normal latch-up operation measure and the ESD clamp circuit uses an IGBT that can more easily latch up than the output circuit device which has the latch-up prevention layer lowered in impurity density or removed.Type: GrantFiled: February 18, 2010Date of Patent: February 26, 2013Assignee: Hitachi, Ltd.Inventors: Kenji Hara, Junichi Sakano, Shinji Shirakawa
-
Electrostatic discharge protection device comprising a plurality of highly doped areas within a well
Patent number: 8378422Abstract: Embodiments of the invention relate to an electrostatic discharge (ESD) device and method for forming an ESD device. An embodiment is an ESD protection device comprising a p well disposed in a substrate, an n well disposed in the substrate, a high voltage n well (HVNW) disposed between the p well and the n well in the substrate, a source n+ region disposed in the p well, and a plurality of drain n+ regions disposed in the n well.Type: GrantFiled: October 30, 2009Date of Patent: February 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Song Sheu, Jian-Hsing Lee, Yao-Wu Feng -
Patent number: 8373232Abstract: A device (10) to detect and measure static electric charge (q) on an object (100) being positioned in a distance (r.) from an input electrode (11) of the device (10) comprises at least one MOS field transistor (20). The input electrode (11) is connected with the gate electrode (21) of the MOS-FET (20) to detect said electrical charge. The MOS-FET (20) can comprise a gate oxide layer underneath the gate (21) and over the source (22) and drain (23) areas having a sufficient thickness to allow the MOS field transistor (20) to withstand several kilovolts (kV) of voltage and to avoid the loss of charges by tunnel effect due to the high potential of the gate electrode during ESD events.Type: GrantFiled: September 1, 2010Date of Patent: February 12, 2013Assignee: Microdul AGInventors: José Solo De Zaldivar, Philip John Poole
-
Patent number: 8354722Abstract: An electrostatic discharge (ESD) protection circuit, methods of fabricating an ESD protection circuit, methods of providing ESD protection, and design structures for an ESD protection circuit. An NFET may be formed in a p-well and a PFET may be formed in an n-well. A butted p-n junction formed between the p-well and n-well results in an NPNP structure that forms an SCR integrated with the NFET and PFET. The NFET, PFET and SCR are configured to collectively protect a pad, such as a power pad, from ESD events. During normal operation, the NFET, PFET, and SCR are biased by an RC-trigger circuit so that the ESD protection circuit is in a high impedance state. During an ESD event while the chip is unpowered, the RC-trigger circuit outputs trigger signals that cause the SCR, NFET, and PFET to enter into conductive states and cooperatively to shunt ESD currents away from the protected pad.Type: GrantFiled: May 31, 2011Date of Patent: January 15, 2013Assignee: International Business Machines CorporationInventors: John B. Campi, Jr., Shunhua Chang, Kiran V. Chatty, Robert J. Gauthier, Jr., Junjun Li, Rahul Mishra, Mujahid Muhammad
-
Patent number: 8324706Abstract: A semiconductor device which, in spite of the existence of a dummy active region, eliminates the need for a larger chip area and improves the surface flatness of the semiconductor substrate. In the process of manufacturing it, a thick gate insulating film for a high voltage MISFET is formed over an n-type buried layer as an active region and a resistance element IR of an internal circuit is formed over the gate insulating film. Since the thick gate insulating film lies between the n-type buried layer and the resistance element IR, the coupling capacitance produced between the substrate (n-type buried layer) and the resistance element IR is reduced.Type: GrantFiled: June 10, 2010Date of Patent: December 4, 2012Assignee: Renesas Electronics CorporationInventors: Keiichi Yoshizumi, Kazuhisa Higuchi, Takayuki Nakaji, Masami Koketsu, Hideki Yasuoka
-
Patent number: 8324711Abstract: A precision high-frequency capacitor includes a dielectric layer formed on the front side surface of a semiconductor substrate and a first electrode on top of the dielectric layer. The semiconductor substrate is heavily doped and therefore has a low resistivity. A second electrode, insulated from the first electrode, is also formed over the front side surface. In one embodiment, the second electrode is connected by a metal-filled via to a layer of conductive material on the back side of the substrate. In alternative embodiments, the via is omitted and the second electrode is either in electrical contact with the substrate or is formed on top of the dielectric layer, yielding a pair of series-connected capacitors. ESD protection for the capacitor can be provided by a pair of oppositely-directed diodes formed in the substrate and connected in parallel with the capacitor.Type: GrantFiled: March 30, 2011Date of Patent: December 4, 2012Assignee: Vishay Intertechnology, Inc.Inventors: Haim Goldberger, Sik Lui, Jacek Korec, Y. Mohammed Kasem, Harianto Wong, Jack Van Den Heuvel
-
Publication number: 20120299546Abstract: An apparatus comprises an integrated circuit (IC) comprising an external IC connection, an IC substrate connection, a voltage clamp circuit and an under voltage circuit. The voltage of the IC substrate connection is set to a first voltage when a voltage of the external connection of the IC is within a normal operating voltage range. The voltage clamp circuit is configured to clamp the voltage supply of one or more circuits internal to the IC to within a normal operating voltage range when the voltage of the external IC connection exceeds the normal operating voltage range. The under voltage circuit is communicatively coupled to the clamp circuit and configured to set the voltage of the substrate to a second voltage when the voltage at the external IC connection of the IC is less than zero volts.Type: ApplicationFiled: May 24, 2011Publication date: November 29, 2012Inventors: Nickole Gagne, Gregory A. Maher, Christian Klein