With Means To Reduce Temperature Sensitivity (e.g., Reduction Of Temperature Sensitivity Of Junction Breakdown Voltage By Using A Compensating Element) Patents (Class 257/469)
Abstract: A hybrid infrared focal plane array detector employs a thinned detector layer and substrate directly bonded to a conventional semiconductor readout integrated circuit substrate. The infrared detector layer and transparent substrate is thinned to a thickness of approximately 25-400.mu. to allow the detector to act like a flexible membrane to elastically respond to thermal mismatch due to differing coefficients of thermal expansion between the detector and semiconductor readout circuit as the hybrid device is cooled from manufacturing at room temperature to cryogenic operation temperatures. By thinning the detector substrate to a desired thickness, essentially unlimited hybrid detector sizes may be obtained. Additionally, the detector layer and substrate may be divided into sub-arrays to provide further resistance to stress induced from thermal mismatch.
Abstract: The invention relates to a controllable, temperature-compensated voltage limiter with a p.sup.+ np.sup.+ (or n.sup.+ pn.sup.+) semiconductor structure in which the width and doping of the central zone is selected such that no avalanche or Zener effect appears when voltage is applied to the two outer layers (punch-through diode). In accordance with the invention, the voltage U.sub.B to be limited is applied between the blocking pn-juncture (B-C). In addition, an adjustable auxiliary voltage (U.sub.H) is applied between the other pn-junction (H-C). The punch-through can be set to a higher defined value via the auxiliary voltage U.sub.H, this value being independent of the temperature to a large extent.