With Different Emitter To Collector Spacings Or Facing Areas Patents (Class 257/561)
-
Patent number: 9031684Abstract: A method and system for integrated circuit fabrication is disclosed. In an example, the method includes determining a first process parameter of a wafer and a second process parameter of the wafer, the first process parameter and the second process parameter corresponding to different wafer characteristics; determining a variation of a device parameter of the wafer based on the first process parameter and the second process parameter; constructing a model for the device parameter as a function of the first process parameter and the second process parameter based on the determined variation of the device parameter of the wafer; and performing a fabrication process based on the model.Type: GrantFiled: November 1, 2011Date of Patent: May 12, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Nai-Han Cheng, Chin-Hsiang Lin, Chi-Ming Yang, Chun-Lin Chang, Chih-Hong Hwang
-
Patent number: 8610184Abstract: A semiconductor integrated circuit device includes: a substrate which has a first conductivity type and in which a first amplifier area and a second amplifier area are defined; a first well which has a second conductivity type, a first pocket well which has the first conductivity type and is separated from the first well, and a first deep well which has the second conductivity type, surrounds the first pocket well, and is separated from the first well; and a second well which has the second conductivity type, a second pocket well which has the first conductivity type and is separated from the second well, and a second deep well which has the second conductivity type, surrounds the second pocket well, and is separated from the second well The first well, the first pocket well, and the first deep well are formed in the first amplifier area of the substrate, and the second well, the second pocket well, and the second deep well are formed in the second amplifier area of the substrate.Type: GrantFiled: March 18, 2011Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeon-Cheol Kim, Eun-Jeong Park
-
Patent number: 8178946Abstract: A heterojunction bipolar transistor (HBT) having an emitter, a base, and a collector, the base including a first semiconductor layer coupled to the collector, the first semiconductor layer having a first bandgap between a first conduction band and a first valence band and a second semiconductor layer coupled to the first semiconductor layer and having a second bandgap between a second conduction band and a second valence band, wherein the second valence band is higher than the first valence band and wherein the second semiconductor layer comprises a two dimensional hole gas and a third semiconductor layer coupled to the second semiconductor layer and having a third bandgap between a third conduction band and a third valence band, wherein the third valence band is lower than the second valence band and wherein the third semiconductor layer is coupled to the emitter.Type: GrantFiled: November 20, 2009Date of Patent: May 15, 2012Assignee: HRL Laboratories, LLCInventors: James Chingwei Li, Marko Sokolich, Tahir Hussain, David H. Chow
-
Patent number: 7859082Abstract: Emitter and collector regions of the bipolar transistor are formed by doped regions of the same type of conductivity, which are separated by doped semiconductor material of an opposite type of conductivity, the separate doped regions being arranged at a surface of a semiconductor body and being in electric contact with electrically conductive material that is introduced into trenches at the surface of the semiconductor body.Type: GrantFiled: May 23, 2007Date of Patent: December 28, 2010Assignee: Infineon Technologies AGInventor: Matthias Stecher
-
Patent number: 7843038Abstract: Variable gain amplifiers offering high frequency response with improved linearity and reduced power dissipation are provided. An amplifier is disclosed that is constructed from a one-stage topology with multiple signal paths and compensation networks for improved linearity and stable operation. In this amplifier, improved performance is obtained by replacing single transistor components with enhanced active devices which incorporate local negative feedback. One embodiment of the invention is a transconductance enhancement circuit that improves transconductance and input impedance relative to the prior art. A further development is an enhanced active cascode circuit that provides improved linearity. A high frequency bipolar transistor switch is also disclosed that incorporates lateral PNP transistors as high frequency switches with improved OFF-state to ON-state impedance ratio to realize a variable gain function.Type: GrantFiled: January 6, 2006Date of Patent: November 30, 2010Assignee: Linear Technology CorporationInventor: Dorin Seremeta
-
Patent number: 7638856Abstract: Provided are an optoelectronic (OE) transmitter integrated circuit (IC) and method of fabricating the same using a selective growth process. In the OE transmitter IC, a driving circuit, which includes a double heterojunction bipolar transistor (DHBT) and amplifies received electric signals to drive an electroabsorption (EA) modulator, and the EA modulator with a multi-quantum well (MQW) absorption layer are integrated as a single chip on a semi-insulating substrate. The MQW absorption layer of the EA modulator and an MQW insertion layer of the DHBT are formed to different thicknesses from each other using a selective MOCVD growth process.Type: GrantFiled: October 15, 2007Date of Patent: December 29, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Eun Soo Nam, Yong Won Kim, Seon Eui Hong, Myung Sook Oh, Bo Woo Kim
-
Patent number: 7498229Abstract: A method of fabricating semiconductor components in-situ and in a continuous integrated sequence includes the steps of providing a single crystal semiconductor substrate, epitaxially growing a first layer of rare earth insulator material on the semiconductor substrate, epitaxially growing a first layer of semiconductor material on the first layer of rare earth insulator material, epitaxially growing a second layer of rare earth insulator material on the first layer of semiconductor material, and epitaxially growing a second layer of semiconductor material on the second layer of rare earth insulator material. The first layer of rare earth insulator material, the first layer of semiconductor material, the second layer of rare earth insulator material, and the second layer of semiconductor material form an in-situ grown structure of overlying layers. The in-situ grown structure is etched to define a semiconductor component and electrical contacts are deposited on the semiconductor component.Type: GrantFiled: February 9, 2005Date of Patent: March 3, 2009Assignee: Translucent, Inc.Inventor: Petar B. Atanackovic
-
Patent number: 7414298Abstract: The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: GrantFiled: July 31, 2003Date of Patent: August 19, 2008Assignee: Intel CorporationInventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Publication number: 20080191956Abstract: In a high-frequency module, an antenna device is disposed on a first principal surface of a second substrate, a first principal surface of a first substrate and a second principal surface of the second substrate face each other and are connected to each other by conductive connecting members, electronic components including an IC chip are mounted on the first principal surface of the first substrate, ground electrodes are disposed on the first and second substrates, the conductive connecting members are connected to a ground potential, and thus the IC chip is surrounded by the ground electrodes of the first and second substrates and the conductive connecting members.Type: ApplicationFiled: April 25, 2008Publication date: August 14, 2008Applicant: MURATA MANUFACTURING CO., LTD.Inventor: Kunihiro WATANABE
-
Patent number: 7342266Abstract: A field effect transistor (FET) device includes a gate conductor and gate dielectric formed over an active device area of a semiconductor substrate. A drain region is formed in the active device area of the semiconductor substrate, on one side of the gate conductor, and a source region is formed in the active device area of the semiconductor substrate, on an opposite side of the gate conductor. A dielectric halo or plug is formed in the active area of said semiconductor substrate, the dielectric halo or plug disposed in contact between the drain region and a body region, and in contact between the source region and the body region.Type: GrantFiled: January 9, 2006Date of Patent: March 11, 2008Assignee: International Business Machines CorporationInventors: Michael P. Belyansky, Dureseti Chidambarrao, Oleg Gluschenkov
-
Patent number: 7329925Abstract: A device for electrostatic discharge (ESD) protection is disclosed. The device for electrostatic discharge protection includes a lateral bipolar transistor and a diode. The semiconductor transistor has an emitter, a base and a collector electrically connected to a first power line (such as Vdd), a second power line (such as Vss) and a bond pad of an integrated circuit respectively. The diode has an n electrode and a p electrode electrically connected to the first power line and the bond pad respectively.Type: GrantFiled: January 5, 2006Date of Patent: February 12, 2008Assignee: Winbond Electronics CorporationInventor: Jen-Chou Tseng
-
Patent number: 7273788Abstract: A method for forming a semiconductor on insulator structure includes providing a glass substrate, providing a semiconductor wafer, and performing a bonding cut process on the semiconductor wafer and the glass substrate to provide a thin semiconductor layer bonded to the glass substrate. The thin semiconductor layer is formed to a thickness such that it does not yield due to temperature-induced strain at device processing temperatures. An ultra-thin silicon layer bonded to a glass substrate, selected from a group consisting of a fused silica substrate, a fused quartz substrate, and a borosilicate glass substrate, provides a silicon on insulator wafer in which circuitry for electronic devices is fabricated.Type: GrantFiled: May 21, 2003Date of Patent: September 25, 2007Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7268052Abstract: In one embodiment, a method of fabricating a transistor for a memory cell includes the steps of performing a counter doping implant before or after a source/drain implant. The counter doping implant may comprise one or more implant steps that move a metallurgical junction formed by a well and a highly doped region closer to a surface of the substrate. The counter doping implant may also increase the concentration of the dopant of the well. The counter doping implant and the source/drain implant may be performed using the same mask. Transistors fabricated using embodiments of the present invention may be employed in memory cells to reduce soft error rates.Type: GrantFiled: September 8, 2004Date of Patent: September 11, 2007Assignee: Cypress Semiconductor CorporationInventors: Yanzhong Xu, Oliver Pohland
-
Patent number: 7239007Abstract: A modified bipolar transistor defined for providing a larger emitter current than a basic emitter current from a basic bipolar transistor is provided. The modified transistor has an improved emitter structure comprising plural divided sub-emitter regions electrically isolated and spatially separated from each other. The plural divided sub-emitter regions may typically have a uniform emitter size identical with a basic emitter size of the basic bipolar transistor. A set of the plural divided sub-emitter regions provides an intended emitter current distinctly larger than the basic emitter current by a highly accurate direct current amplification factor corresponding to an intended emitter-size magnification factor.Type: GrantFiled: July 29, 2002Date of Patent: July 3, 2007Assignee: NEC Electronics CorporationInventor: Masaru Ohki
-
Patent number: 7235860Abstract: A modified bipolar transistor defined for providing a larger emitter current than a basic emitter current from a basic bipolar transistor is provided. The modified transistor has an improved emitter structure comprising plural divided sub-emitter regions electrically isolated and spatially separated from each other. The plural divided sub-emitter regions may typically have a uniform emitter size identical with a basic emitter size of the basic bipolar transistor. A set of the plural divided sub-emitter regions provides an intended emitter current distinctly larger than the basic emitter current by a highly accurate direct current amplification factor corresponding to an intended emitter-size magnification factor.Type: GrantFiled: January 13, 2005Date of Patent: June 26, 2007Assignee: NEC Electronics CorporationInventor: Masaru Ohki
-
Patent number: 7199015Abstract: Atomic layer epitaxy (ALE) is applied to the fabrication of new forms of rare-earth oxides, rare-earth nitrides and rare-earth phosphides. Further, ternary compounds composed of binary (rare-earth oxides, rare-earth nitrides and rare-earth phosphides) mixed with silicon and or germanium to form compound semiconductors of the formula RE-(O, N, P)—(Si,Ge) are also disclosed, where RE=at least one selection from group of rare-earth metals, O=oxygen, N=nitrogen, P=phosphorus, Si=silicon and Ge=germanium. The presented ALE growth technique and material system can be applied to silicon electronics, opto-electronic, magneto-electronics and magneto-optics devices.Type: GrantFiled: December 28, 2004Date of Patent: April 3, 2007Assignee: Translucent Photonics, Inc.Inventor: Petar B. Atanackovic
-
Patent number: 7173320Abstract: A lateral bipolar transistor includes an emitter region, a base region, a collector region, and a gate disposed over the base region. A bias line is connected to the gate for applying a bias voltage thereto during operation of the transistor. The polarity of the bias voltage is such as to create an accumulation layer in the base under the gate. The accumulation layer provides a low-resistance path for the transistor base current, thus reducing the base resistance of the transistor.Type: GrantFiled: April 30, 2003Date of Patent: February 6, 2007Assignee: Altera CorporationInventor: Irfan Rahim
-
Patent number: 7067898Abstract: A semiconductor structure having a self-aligned base contact and an emitter, where the base contact is electrically isolated from the emitter by a dielectric layer. The separation between the base contact and the emitter is determined by the thickness of the dielectric layer and the width of the emitter is determined by the minimum resolution provided by the fabrication techniques and tools used to define features within the dielectric layer.Type: GrantFiled: May 25, 2004Date of Patent: June 27, 2006Assignee: HRL Laboratories, LLCInventors: Stephen Thomas, III, Yakov Royter
-
Patent number: 7002221Abstract: A bipolar transistor with raised extrinsic base and selectable self-alignment between the extrinsic base and the emitter is disclosed. The fabrication method may include the formation of a predefined thickness of a first extrinsic base layer of polysilicon or silicon on an intrinsic base. A dielectric landing pad is then formed by lithography on the first extrinsic base layer. Next, a second extrinsic base layer of polysilicon or silicon is formed on top of the dielectric landing pad to finalize the raised extrinsic base total thickness. An emitter opening is formed using lithography and RIE, where the second extrinsic base layer is etched stopping on the dielectric landing pad. The degree of self-alignment between the emitter and the raised extrinsic base is achieved by selecting the first extrinsic base layer thickness, the dielectric landing pad width, and the spacer width.Type: GrantFiled: August 29, 2003Date of Patent: February 21, 2006Assignee: International Business Machines CorporationInventors: Marwan H. Khater, James S. Dunn, David L. Harame, Alvin J. Joseph, Qizhi Liu, Francois Pagette, Stephen A. St. Onge, Andreas D. Stricker
-
Patent number: 6906410Abstract: A semiconductor device includes a power supply semiconductor chip that has a plurality of current passing electrodes and a plurality of control electrodes. Conductive plates are disposed on the current electrodes and the control electrodes, and extend to regions for external connections. The conductive plates also includes connecting regions that are suspended between the chip and the external connection regions and suppers vibration propagating to the chip. One conductive plate unit for the current passing electrodes and another conductive plate unit for the control electrodes are separately soldered on the corresponding electrodes. Alternatively, only one unit may be soldered on the semiconductor chip, and portions of the unit may be removed to fabricate the device. Because of the absence of wire-bonding steps, the semiconductor chip does not receive impact of wire-bonding during the manufacturing process.Type: GrantFiled: February 27, 2003Date of Patent: June 14, 2005Assignee: Sanyo Electric Co., Ltd.Inventors: Tsutomu Aono, Kikuo Okada
-
Patent number: 6867477Abstract: According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor might be a lateral PNP bipolar transistor and the base may comprise, for example, N type single crystal silicon. The bipolar transistor further comprises an emitter having a top surface, where the emitter is situated on the top surface of the base. The emitter may comprise P+ type single crystal silicon-germanium, for example. The bipolar transistor further comprises an electron barrier layer situated directly on the top surface of the emitter. The electron barrier layer will cause an increase in the gain, or beta, of the bipolar transistor. The electron barrier layer may be a dielectric such as, for example, silicon oxide. In another embodiment, a floating N+ region, instead of the electron barrier layer, is utilized to increase the gain of the bipolar transistor.Type: GrantFiled: November 7, 2002Date of Patent: March 15, 2005Assignee: Newport Fab, LLCInventors: Jie Zheng, Peihua Ye, Marco Racanelli
-
Patent number: 6864538Abstract: An ESD protection device encompassing a vertical bipolar transistor that is connected as a diode and has an additional displaced base area. The assemblage has a space-saving configuration and a decreased difference between snapback voltage and breakdown voltage.Type: GrantFiled: April 14, 2001Date of Patent: March 8, 2005Assignee: Robert Bosch GmbHInventors: Stephan Mettler, Wolfgang Wilkening
-
Patent number: 6858917Abstract: A metal oxide semiconductor (MOS) bandgap voltage reference circuit with a plurality of dummy bipolar junction transistors (BJTs) coupled to the mismatched parasitic substrate BJTs for improving parasitic capacitance matching, thereby improving startup behavior of the bandgap reference circuitry.Type: GrantFiled: December 5, 2003Date of Patent: February 22, 2005Assignee: National Semiconductor CorporationInventor: Paul David Ranucci
-
Patent number: 6768183Abstract: An NPN bipolar transistor and a PNP bipolar transistor are formed in a semiconductor substrate. The NPN bipolar transistor has a p type emitter region, a p type collector region and an n type base region and is formed in an NPN forming region. The PNP bipolar transistor has an n type emitter region, an n type collector region and a p type base region and is formed in a PNP forming region. Only one conductive type burying region is formed in at least one of the NPN forming region and the PNP forming region. A current that flows from the p type emitter region to the n type base region flows in the n type base region in a direction perpendicular to the substrate.Type: GrantFiled: April 19, 2002Date of Patent: July 27, 2004Assignee: Denso CorporationInventors: Shigeki Takahashi, Satoshi Shiraki, Hiroaki Himi, Hiroyuki Ban, Osamu Seya
-
Patent number: 6703685Abstract: The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: GrantFiled: December 10, 2001Date of Patent: March 9, 2004Assignee: Intel CorporationInventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Patent number: 6674147Abstract: Formed on the surface of an n-type semiconductor layer (21) taken as a collector region is a base region (22) consisting of a p-type region, and formed in the p-type region is an emitter region (23) consisting of an n+-type region. Further, provided in the base region is a base electrode connecting portion (24) consisting of an n+-type region, and a base electrode (26) is connected to the surface of the base electrode connecting portion, and an emitter electrode (27) and a collector electrode (28) are provided and connected electrically to the emitter region and the collector region (21), respectively. As a result, a semiconductor device is obtained which has the transistor in which the reduction in power consumption with a high withstand voltage can be achieved, and the fast switching speed is possible and the large current is obtained. Further a voltage-drive type bipolar transistor such as a digital transistor is obtained which is small in load capacity while establishing a desired drive voltage.Type: GrantFiled: June 5, 2001Date of Patent: January 6, 2004Assignee: Rohm Co., Ltd.Inventor: Kazuhisa Sakamoto
-
Patent number: 6624502Abstract: A substrate potential limiting device for an integrated circuit that includes a semiconductor substrate is provided. The device includes at least one unidirectional element connected between a substrate contact on the semiconductor substrate and a reference potential. The unidirectional element may be a bipolar transistor. The bipolar transistor includes a base and a collector connected to the at least one substrate contact and an emitter connected to the reference potential.Type: GrantFiled: February 27, 2001Date of Patent: September 23, 2003Assignee: STMicroelectronics S.r.l.Inventor: Filippo Alagi
-
Patent number: 6611044Abstract: A lateral bipolar transistor for an intergrated circuit is provided that maintains a high current gain and high frequency capability without sacrificing high Early voltage. More particularly, a lateral bipolar transistor is formed on an integrated circuit having both bipolar and CMOS devices, the lateral bipolar transistor being formed according to the BiCMOS method and without additional steps relative to formation of vertical bipolar devices if provided in the same area. Among other things, an integrated circuit is provided in which P well structures are provided in the collector regions of an LPNP that have been found to affect a significant increase in the product of the Early voltage and the current gain.Type: GrantFiled: August 26, 1999Date of Patent: August 26, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Armand Pruijmboom, David M. Szmyd, Reinhard Germany Brock
-
Patent number: 6573582Abstract: A bipolar transistor is formed on a semiconductor substrate. A Schottky diode is formed in the collector region of the bipolar transistor. The collector region and the semiconductor substrate are isolated in potential from each other by potential isolating layers.Type: GrantFiled: November 13, 2001Date of Patent: June 3, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasunori Yamashita, Fumitoshi Yamamoto, Tomohide Terashima
-
Patent number: 6570240Abstract: In order to form a semiconductor device including a lateral bipolar transistor which is a match in the device performance for a vertical bipolar transistor, an electrically conductive film which is formed by filling a trench reaching a buried oxide film in an SOI substrate with an electrically conductive film is utilized for an emitter and/or a collector, whereby a bipolar transistor is formed through a simple process.Type: GrantFiled: August 29, 2000Date of Patent: May 27, 2003Assignee: Hitachi, Ltd.Inventors: Takasumi Ohyanagi, Atsuo Watanabe
-
Patent number: 6569730Abstract: A new design for a high voltage bipolar transistor is disclosed. Instead of a buried subcollector (which would be N+ in an NPN device), a buried P+ layer is used. The presence of this P+ layer results in pinch-off between itself and the bipolar base. This allows much higher breakdown voltages to be achieved. In particular, the device will not break down at the bottom of the base-collector junction which is the weak spot for conventional devices. A process for manufacturing this device is described. A particular feature of this new process is that the N type epitaxial layer that is grown over the P+ layer is only about half the thickness of its counterpart in the conventional device. The process is fully compatible with conventional BiCMOS processes and has lower cost.Type: GrantFiled: March 6, 2002Date of Patent: May 27, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jun-Lin Tsai, Ruey-Hsin Liu, Jei-Feng Hwang, Kuo-Chio Liu
-
Patent number: 6365957Abstract: An object of the present invention is to provide a lateral bipolar transistor having a high current driving capacity and a high current amplification factor as well as a high cut-off frequency. A device area 13 surrounded by an isolating insulation layer is formed on the surface of a semiconductor substrate 11. A base area 15 is formed in the device area 13 to a specified depth from the surface of the semiconductor substrate 11. A core insulation layer 25 is formed in the base area 15 with a depth shallower than the base area 15 from the surface of the semiconductor substrate 11. Around the core insulation layer 25, there are formed emitter areas 26. A collector area 17 is formed at a specified distance from the emitter area 26. Since the bottom area of the emitter area 26 is reduced by being provided with the core insulation layer 25 without reducing the side area of the emitter area 26, the current driving capacity and the current amplification factor of the transistor are thus improved.Type: GrantFiled: August 22, 2000Date of Patent: April 2, 2002Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Miyakawa
-
Patent number: 6323538Abstract: An n-type first single crystal silicon layer is provided as collector region over a silicon substrate with a first insulating film interposed therebetween. A p-type first polysilicon layer is provided as an extension of a base region over the first single crystal silicon layer with a second insulating film interposed therebetween. A p-type second single crystal silicon layer is provided as intrinsic base region on a side of the first single crystal silicon layer, second insulating film and first polysilicon layer. An n-type third single crystal silicon layer is provided as emitter region on a side of the second single crystal silicon layer. And an n-type third polysilicon layer is provided on the first insulating film as extension of an emitter region and is connected to a side of the third single crystal silicon layer.Type: GrantFiled: January 11, 2000Date of Patent: November 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Fukuda, Daisuke Ueda, Kaoru Inoue, Katsunori Nishii, Toshinobu Matsuno
-
Patent number: 6303973Abstract: A power transistor comprising a collector region formed in a semiconductor substrate, a base region formed within the collector region, and a hoop-shaped emitter region formed within the base region. The hoop-shaped emitter region divides the base region into an external section and at least one internal section surrounded by the emitter region on the substrate surface, the external and internal base sections being connected within the substrate. A base contact is formed on the surface of each internal base section surrounded by the emitter region. By this design, the electric current is more uniform within the emitter region, and safe operating area (SOA) destruction can be prevented. The invention is also directed to semiconductor integrated circuit devices using the above power transistor, and a method of forming the same.Type: GrantFiled: September 23, 1999Date of Patent: October 16, 2001Assignee: Rohm Co., Ltd.Inventors: Eiji Nakagawa, Seiichi Yamamoto
-
Patent number: 6245609Abstract: A new design for a high voltage bipolar transistor is disclosed. Instead of a buried subcollector (which would be N+ in an NPN device), a buried P+ layer is used. The presence of this P+ layer results in pinch-off between itself and the bipolar base. This allows much higher breakdown voltages to be achieved. In particular, the device will not break down at the bottom of the base-collector junction which is the weak spot for conventional devices. A process for manufacturing this device is described. A particular feature of this new process is that the N type epitaxial layer that is grown over the P+ layer is only about half the thickness of its counterpart in the conventional device. The process is fully compatible with conventional BiCMOS processes and has lower cost.Type: GrantFiled: September 27, 1999Date of Patent: June 12, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jun-Lin Tsai, Ruey-Hsin Liu, Jei-Feng Hwang, Kuo-Chio Liu
-
Patent number: 6225679Abstract: A structure for the protection of a high-voltage pad includes a lateral bipolar transistor, an N-type diffusion of which, connected to the pad to be protected, is made in an N-type tub with a zone that extends laterally outside the tub in the base. A P-type implantation is made on the entire substrate outside the N-type tub except in the region in which the zone extends.Type: GrantFiled: July 21, 1999Date of Patent: May 1, 2001Assignee: SGS-Thomson Microelectronics S.A.Inventors: Richard Fournel, Fabrice Marinet
-
Patent number: 6060761Abstract: A lateral transistor includes a semiconductor substrate of a first conductivity type having a major surface; an emitter region of a second conductivity type in the semiconductor substrate on the major surface of the semiconductor substrate; a collector region of a second conductivity type in the semiconductor substrate on the major surface of the semiconductor substrate, spaced from and surrounding the emitter region, and including sides and corners; an electrically insulating layer on the major surface of the semiconductor substrate and including a first penetrating hole extending to the collector region except at a first of the corners and a second penetrating hole extending to the emitter region; a collector electrode contacting the collector region through the first penetrating hole and surrounding the emitter region except at the first corner; an emitter electrode at the same level as the collector electrode and contacting the emitter region through the second penetrating hole; and an emitter wiring layeType: GrantFiled: March 26, 1998Date of Patent: May 9, 2000Assignees: Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Electric Engineering Co., Ltd.Inventors: Keisuke Kawakita, Takahiro Yashita
-
Patent number: 5939759Abstract: In a semiconductor device including a silicon substrate, an insulating layer on the silicon substrate, a silicon layer on the insulating layer, the silicon layer being weakly doped with impurities of a first conduction type, a base region extending into the silicon layer from the free surface thereof, the base region being doped with impurities of a second conduction type, an emitter region extending into the base region from the free surface thereof, the emitter region being heavily doped with impurities of the first conduction type, and at least one collector region extending into the silicon layer from the free surface thereof at a lateral distance from the base region, the collector region being doped with impurities of the first conduction type, a floating collector region is provided in the silicon layer between the insulating layer and the base region at a distance from the base region.Type: GrantFiled: June 21, 1997Date of Patent: August 17, 1999Assignee: Telefonaktiebolaget LM EricssonInventor: Torkel Bengt Arnborg
-
Patent number: 5514949Abstract: A current mirror having at least one pnp-transistor and providing overvoltage protection has three collectors designed as partial collectors. Two of the partial collectors and the base are linked to a reference-current source and the other partial collector is linked to a terminal connection of the current source to be protected from overvoltage. In the event of an overvoltage across the terminal connection, an emitter is formed by the partial collector linked to this terminal connection which limits the received current in proportion, conditional upon the topology, with the mirror-reference current.Type: GrantFiled: January 21, 1994Date of Patent: May 7, 1996Assignee: Robert Bosch GmbHInventors: Guenter Bross, Gerard Byrne
-
Patent number: 5508551Abstract: A transistor built on a substrate employs two collectors, an output collector and a secondary collector. The purpose of the secondary collector is to collect minority carriers at saturation and feed these minority carriers back to the input reference of a current mirror. This saturation current causes a decrease in the current through the input reference transistor and decreases the current in the output of the current mirror responsively, driving it away from saturation.Type: GrantFiled: March 2, 1994Date of Patent: April 16, 1996Assignee: Harris CorporationInventor: Thomas R. DeShazo
-
Patent number: 5478760Abstract: A process for fabricating a bipolar junction transistor by forming a trench in a silicon substrate. A lightly-doped base region is formed adjacent to the sidewalls of the trench, and a heavily-doped base region is formed under the bottom of the trench. Silicon oxide layers are formed along the sidewalls and bottom of the trench with a contact window provided to expose part of the lightly-doped base region. A polysilicon layer is formed in the trench, and is heavily doped by a dopant which in turn diffuses into the lightly-doped base region through the contact window to form an emitter region. A collector region is formed in the upper surface of the lightly-doped base region.Type: GrantFiled: March 27, 1995Date of Patent: December 26, 1995Assignee: United Microelectronics Corp.Inventor: Sheng-Hsing Yang
-
Patent number: 5404043Abstract: A sidewall construction is utilized in the fabrication of semiconductor devices comprising planar type bipolar transistors wherein the width of the sidewall construction can be accuracy controlled which, in turn, controls accuracy the channel length of the base of the planar type bipolar transistors. This technique provides ways of preventing short circuiting between the formed transistor collector and emitter regions of the planar type bipolar transistors. The sidewall construction can also be employed in fabrication combination planar type bipolar/MIS type transistors resulting in higher density of these structures over the prior art laterally positioned structures.Type: GrantFiled: October 20, 1993Date of Patent: April 4, 1995Assignee: Seiko Epson CorporationInventor: Toshihiko Higuchi
-
Patent number: 5258644Abstract: An improved bipolar transistor is provided which can be formed using a number of process steps which are similar to those used for forming MOSFETs. As such, the bipolar transistor is particularly useful in BiCMOS device arrangements. In accordance with one embodiment, a bipolar transistor is formed so that at least one of the emitter and collector regions has a high impurity region and a low impurity region. The collector and emitter regions of the device are formed in the base region to be spaced apart from one another, and the base electrode is arranged to cover the area of the base region between them. In an alternative embodiment, two collector regions can be provided in a base region on opposite sides of an emitter which is also formed in the base region. Two base electrodes can then be respectively provided in the areas between the two collectors and the emitter region. The bipolar transistors are particularly useful for forming a horizontal bipolar transistor structure.Type: GrantFiled: July 23, 1992Date of Patent: November 2, 1993Assignee: Hitachi, Ltd.Inventors: Akihiro Tamba, Yutaka Kobayashi, Tetsurou Matsumoto