Contacts Or Leads Including Fusible Link Means Or Noise Suppression Means Patents (Class 257/665)
-
Patent number: 7728406Abstract: A semiconductor device of the present invention comprises: a substrate; a plurality of wiring layers formed over the substrate; a fuse formed in an uppermost one of the plurality of wiring layers; a first insulating film made up of a single film and formed on the uppermost wiring layer such that the first insulating film is in contact with a surface of the fuse; and a second insulating film formed on the first insulating film; wherein the second insulating film has an opening therein formed above a fuse region of the uppermost wiring layer such that only the first insulating film exists above the fuse region, the fuse region including the fuse and being irradiated with a laser beam when the fuse is blown.Type: GrantFiled: October 23, 2006Date of Patent: June 1, 2010Assignee: Renesas Technology Corp.Inventors: Yasuhiro Ido, Takeshi Iwamoto
-
Patent number: 7728407Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse including a first conductor including a first cutting target region, and a second conductor branched from the first conductor and connected to the first conductor and including a second cutting target region, which are formed on the semiconductor substrate, wherein a flowing-out region is formed of the first conductor flowing toward outside between the first cutting target region and the second cutting target region in a condition of cutting the electrical fuse.Type: GrantFiled: May 16, 2007Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Patent number: 7719093Abstract: A printed circuit board includes a source interconnect and a ground interconnect, and the circuit board has a two-dimensional geometry having a corner. Protruding portions are provided in circumferences of the source interconnect and the ground interconnect in regions except the corner in plan view, and the source interconnect and the ground interconnect are connected to a common first decoupling capacitor in each of the protruding portions.Type: GrantFiled: March 17, 2008Date of Patent: May 18, 2010Assignee: NEC CorporationInventor: Shoichi Chikamichi
-
Patent number: 7709934Abstract: A package may include a substrate provided with noise absorbing material. The noise absorbing material may absorb noise from a signal path in the substrate to prevent the noise from reaching other signals or signal paths.Type: GrantFiled: December 28, 2006Date of Patent: May 4, 2010Assignee: Intel CorporationInventors: Xiang Yin Zeng, Jiangqi He, Guizhen Zheng
-
Fuse box of semiconductor device formed using conductive oxide layer and method for forming the same
Patent number: 7705419Abstract: A fuse box of a semiconductor device includes a plurality of metal fuses formed on a first interlayer dielectric of a semiconductor substrate and previously removed in blowing regions thereof; a conductive oxidation layer formed to cover removed blowing regions of the metal fuses; a second interlayer dielectric formed on the first interlayer dielectric including the conductive oxide layer; and a plurality of plugs formed in the second interlayer dielectric to be brought into contact with the metal fuses which are removed in the blowing regions thereof.Type: GrantFiled: April 3, 2007Date of Patent: April 27, 2010Assignee: Hynix Semiconductor Inc.Inventor: Su Ock Chung -
Patent number: 7705454Abstract: A semiconductor device including: a semiconductor chip; a plurality of electrodes formed on the semiconductor chip and arranged along one side of the semiconductor chip; a resin protrusion formed on the semiconductor chip and extending in a direction which intersects the side; and a plurality of electrical connection sections formed on the resin protrusion and electrically connected to the respective electrodes.Type: GrantFiled: August 7, 2006Date of Patent: April 27, 2010Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Patent number: 7692190Abstract: The semiconductor device has a fuse and a fuse opening created above the fuse. The fuse is divided into a plurality of lines at a crossing portion where the fuse crosses with an edge of the fuse opening. The plurality of divided lines of the fuse 101 are in parallel with each other and in perpendicular to the edge of the fuse opening.Type: GrantFiled: May 15, 2006Date of Patent: April 6, 2010Assignee: NEC Electronics CorporationInventor: Nobuyuki Katsuki
-
Patent number: 7679168Abstract: A printed circuit board (PCB) with a differential pair arrangement includes a mounting area for receiving a chip, a plurality of first pads located near one edge of the mounting area, a plurality of second pads located near an opposite edge of the mounting area, the first pads and the second pads are arranged for receiving pins of the chip. A pair of vias is used for connecting layers of the PCB. The second pads are located between the vias and the mounting area. A differential pair includes two signal traces, one of the signal traces is connected to one of the first pads and routed to one of the vias through the mounting area, the other of the signal traces is routed through the mounting area and connected to one of the second pads and then routed to the other one of the vias.Type: GrantFiled: July 21, 2006Date of Patent: March 16, 2010Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventor: Sheng-Yun Shu
-
Publication number: 20100059869Abstract: An electrostatic discharge (ESD) protection device is fabricated in a vertical space between active layers of stacked semiconductor dies thereby utilizing space that would otherwise be used only for communication purposes. The vertical surface area of the through silicon vias (TSVs) is used for absorbing large voltages resulting from ESD events. In one embodiment, an ESD diode is created in a vertical TSV between active layers of the semiconductor dies of a stacked device. This ESD diode can be shared by circuitry on both semiconductor dies of the stack thereby saving space and reducing die area required by ESD protection circuitry.Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Applicant: QUALCOMM IncorporatedInventors: Kenneth Kaskoun, Shiqun Gu, Matthew Nowak
-
Publication number: 20100032798Abstract: The semiconductor device includes: a substrate; an electric fuse that includes a lower-layer wiring formed on the substrate, a first via provided on the lower-layer wiring and connected to the lower-layer wiring, and an upper-layer wiring provided on the first via and connected to the first via, a flowing-out portion of a conductive material constituting the electric fuse being formed in a cut-off state of the electric fuse; and a heat diffusion portion that includes a heat diffusion wiring that is formed in the same layer as one of the upper-layer wiring and the lower-layer wiring and is placed on a side of the one of the upper-layer wiring and the lower-layer wiring, the heat diffusion portion being electrically connected to the one of the upper-layer wiring and the lower-layer wiring.Type: ApplicationFiled: August 3, 2009Publication date: February 11, 2010Applicant: NEC ELECTRONICS CORPORATIONInventors: Hiromichi Takaoka, Yoshitaka Kubota, Hiroshi Tsuda
-
Patent number: 7658333Abstract: A semiconductor device used as an ID chip is provided, of which operation is terminated when its role is finished or expires. According to the invention, an antenna circuit, a voltage detecting circuit, a current amplifier circuit, a signal processing circuit, and a fuse are provided over an insulating substrate. When large power is applied to the antenna circuit, a voltage is detected by voltage detecting circuit and a corresponding current is amplified by the current amplifier circuit, thereby the fuse is melted down. Also, when an anti-fuse is used, the anti-fuse can short an insulating film by applying an excessive voltage. In this manner, the semiconductor device has a function for making it invalid by stopping operation of the signal processing circuit when the role of the device is finished or expires.Type: GrantFiled: September 5, 2005Date of Patent: February 9, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Shunpei Yamazaki
-
Patent number: 7656005Abstract: Electrically programmable fuse structures for an integrated circuit and methods of fabrication thereof are presented, wherein the electrically programmable fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The first terminal portion and the second terminal portion reside over a first support and a second support, respectively, with the first support and the second support being spaced apart, and the fuse element bridging the distance between the first terminal portion over the first support and the second terminal portion over the second support. The fuse, first support and second support define a ?-shaped structure in elevational cross-section through the fuse element. The first terminal portion, second terminal portion and fuse element are coplanar, with the fuse element residing above a void, which in one embodiment is filed by a thermally insulating dielectric material that surrounds the fuse element.Type: GrantFiled: June 26, 2007Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Patent number: 7642627Abstract: A semiconductor device includes a semiconductor substrate having an electrode and a conductive pad; a resin projection formed on the semiconductor substrate; and a wiring electrically connected to the electrode, the wiring having a first portion formed on the electrode, a second portion formed on the conductive pad and a third portion formed on the resin projection between the first portion and the second portion.Type: GrantFiled: August 1, 2006Date of Patent: January 5, 2010Assignee: Seiko Epson CorporationInventor: Yasuo Yamasaki
-
Patent number: 7642615Abstract: A semiconductor device including a substrate of a first semiconductor type with a pad region and a noise prevention structure in the substrate, on least one side of the pad region. The device further includes the substrate structure, a pad, and a dielectric layer therebetween.Type: GrantFiled: November 20, 2008Date of Patent: January 5, 2010Assignee: Airoha Technology Corp.Inventors: Sheng-Yow Chen, Dichi Tsai
-
Patent number: 7633136Abstract: A semiconductor device includes an interlayer insulating film on a substrate. A runner part includes a plurality of runner lines spaced apart from each other by a regular interval under the interlayer insulating film. A fuse cut part includes a plurality of fuse lines spaced apart from each other by a wider interval than the interval between the runner lines. A via in the interlayer insulating film connects a fuse line and a runner line to each other.Type: GrantFiled: December 6, 2006Date of Patent: December 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Man-Jong Yu
-
Publication number: 20090302440Abstract: An integrated circuit includes a p-well block region having a low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block. The integrated circuit further includes a guard region and a grounded, highly doped region for providing additional noise isolation.Type: ApplicationFiled: July 30, 2009Publication date: December 10, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Radu M. Secareanu, Suman K. Banerjee, Olin L. Hartin
-
Publication number: 20090294900Abstract: Implementations are presented herein that relate to a fuse device, an integrated circuit including a fuse device, a method of implementing a fuse device and a method of programming a fuse device.Type: ApplicationFiled: June 2, 2008Publication date: December 3, 2009Applicant: INFINEON TECHNOLOGIES AGInventors: Vianney CHOSEROT, Gunther LEHMANN, Franz UNGAR
-
Patent number: 7619264Abstract: An electric fuse includes a wide interconnect and a narrow interconnect. The electric fuse has a juxtaposed region in which a plurality of straight line portions are juxtaposed with each other by folding the wide interconnect, and the narrow interconnect has a narrower width than that of the wide interconnect, and, at the same time, is connected to the wide interconnect outside the juxtaposed region.Type: GrantFiled: September 1, 2006Date of Patent: November 17, 2009Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Publication number: 20090273055Abstract: An electrical fuse and a method of forming the same are presented. A first-layer conductive line is formed over a base material. A via is formed over the first-layer conductive line. The via preferably comprises a barrier layer and a conductive material. A second-layer conductive line is formed over the via. A first external pad is formed coupling to the first-layer conductive line. A second external pad is formed coupling to the second-layer conductive line. The via, the first conductive line and the second conductive line are adapted to be an electrical fuse. The electrical fuse can be burned out by applying a current. The vertical structure of the preferred embodiment is suitable to be formed in any layer.Type: ApplicationFiled: July 15, 2009Publication date: November 5, 2009Inventors: Kong-Beng Thei, Chung Long Cheng, Chung-Shi Liu, Harry Chuang, Shien-Yang Wu, Shi-Bai Chen
-
Patent number: 7608913Abstract: An integrated circuit includes a p-well block region having a high resistivity due to low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block. The integrated circuit further includes a guard region formed surrounding the p-well block region for providing noise isolation between the first circuit block and the second circuit block.Type: GrantFiled: February 23, 2006Date of Patent: October 27, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Radu M. Secareanu, Suman K. Banerjee, Olin L. Hartin
-
Publication number: 20090236701Abstract: A chip arrangement is disclosed. The chip arrangement includes a first chip, a first bond wire having an inductive element and coupled with the first chip at its one end and an inductivity compensation structure including a first conductive plate coupled with the first bond wire at the other end of the first bond wire, and a second conductive plate arranged in parallel to the first conductive plate, wherein the first conductive plate and the second conductive plate are configured such that a resonant condition for a partial circuit formed by the first bond wire and the inductivity compensation structure is formed to compensate for the inductive element of the first bond wire. A method of determining an inductivity compensation structure for compensating a bond wire inductivity in a chip arrangement is also disclosed.Type: ApplicationFiled: March 18, 2008Publication date: September 24, 2009Applicant: Nanyang Technological UniversityInventors: Mei Sun, Yue Ping Zhang
-
Patent number: 7582952Abstract: Microelectronic devices may be fabricated while being protected from damage by electrostatic discharge. In one embodiment, a shorting circuit is connected to elements of the microelectronic device, where the microelectronic device is part of a chip-on-glass system. In one aspect of this embodiment, a portion of the shorting circuit is in an area of a substrate where a microchip is bonded. In another embodiment, shorting links of the shorting circuit are comprised of a fusible material, where the fusible material may be disabled by an electrical current capable of fusing the shorting links.Type: GrantFiled: February 21, 2006Date of Patent: September 1, 2009Assignee: Qualcomm Mems Technologies, Inc.Inventor: Chen-Jean Chou
-
Patent number: 7579673Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse provided on the semiconductor substrate. The electrical fuse includes a first fuse link and a second fuse link mutually connected in series, a first current inlet/outlet terminal (first terminal) and a second current inlet/outlet terminal (second terminal) respectively provided at an end and the other end of the first fuse link, and a third current inlet/outlet terminal (second terminal) and a fourth current inlet/outlet terminal (third terminal) provided at an end and the other end of the second fuse link.Type: GrantFiled: August 21, 2006Date of Patent: August 25, 2009Assignee: NEC Electronics CorporationInventors: Hiroaki Ohkubo, Yasutaka Nakashiba
-
Patent number: 7576374Abstract: A new method is provided to create a polysilicon fuse. The invention provides for applying a first oxide plasma treatment to the surface of the created polysilicon fuse, creating a thin layer of native oxide over the surface of the created polysilicon fuse, followed by a DI water rinse. This thin layer of native oxide is made more robust by applying a second oxide plasma treatment to exposed surfaces, this more robust layer of native oxide protects the polysilicon fuse during subsequent processing steps of wet photoresist and polymer removal.Type: GrantFiled: June 26, 2006Date of Patent: August 18, 2009Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yuan-Pang Lee, Chen-Shiang Shieh, Ping-Hung Yin, Fei-Yun Chen, Yuan-Ko Hwang
-
Patent number: 7569907Abstract: A chip fuse includes a substrate, a fuse element extending on the substrate, and first and second wire leads coupled to the fuse element. Contact pads may extend over portions of the fuse element and establish electrical connection to the first and second leads. A conductive medium such as solder encircles the substrate to securely form a mechanical and electrical connection to the leads.Type: GrantFiled: March 28, 2005Date of Patent: August 4, 2009Assignee: Cooper Technologies CompanyInventor: Vernon Raymond Spaunhorst
-
Patent number: 7566952Abstract: Shielded circuit pad is provided where the parasitic capacitance is tuned out by the inclusion of a shunt transmission line stub which reduces the substrate induced loss in millimeter-wave applications. The circuit pad is located on the substrate, with a shield located beneath the circuit pad, and the shunt transmission line stub attached to the circuit pad. Accordingly, controlled impedance is obtained for millimeter-wave applications. The spacing between the circuit pad and the shield may then be minimized.Type: GrantFiled: January 5, 2005Date of Patent: July 28, 2009Assignee: International Business Machines CorporationInventors: Brian A. Floyd, Ullrich R. Pfeiffer, Scott K. Reynods
-
Patent number: 7565637Abstract: A package design method for a semiconductor device of designing a package including a package substrate provided with a wiring pattern, a chip mounted on the package substrate, and a sealing resin which covers the package substrate and the chip, and the wiring pattern including an external connection terminal and an internal connection terminal connected to the chip, the method comprising: setting an acceptable noise value of the package; designing a package layout on the basis of information on connection between the package substrate and the chip; and performing an optimization on package layout data so that an amount of noises remains within a range which is set beforehand, on the basis of the package layout data obtained in the designing process of the package layout.Type: GrantFiled: November 3, 2006Date of Patent: July 21, 2009Assignee: Panasonic CorporationInventors: Koichi Seko, Shinya Tokunaga
-
Patent number: 7550788Abstract: A semiconductor device includes a lower electrode, an upper electrode, and a fuse element that connects the lower electrode and the upper electrode. The height of the fuse element is greater than the depth of focus of a laser beam to be irradiated. The diameter of the fuse element is smaller than the diffraction limit of the laser beam. Thus, in the present invention, a vertically long fuse element is used, so that it is possible to efficiently absorb the energy of the laser beam. It is possible to cut the fuse element by using an optical system having a small depth of focus, so that the damage imposed on a member located above or below the fuse element is very small. As a result, the fuse element can be without destructing the passivation film.Type: GrantFiled: January 9, 2007Date of Patent: June 23, 2009Assignee: Elpida Memory, Inc.Inventor: Sumio Ogawa
-
Publication number: 20090152690Abstract: Various methods and apparatus for coupling capacitors to a chip substrate are disclosed. In one aspect, a method of manufacturing is provided that includes forming a mask on a semiconductor chip substrate that has plural conductor pads. The mask has plural openings that expose selected portions of the plural conductor pads. Each of the plural openings has a footprint corresponding to a footprint of a smallest size terminal of a capacitor adapted to be coupled to the semiconductor chip substrate. A conductor material is placed in the plural openings to establish plural capacitor pads.Type: ApplicationFiled: December 14, 2007Publication date: June 18, 2009Inventors: Yue Li, Silqun Leung, Terence Cheung, Sally Yeung, Liane Martinez
-
Publication number: 20090141578Abstract: A fuse box of a semiconductor memory device which comprises a plurality of fuse units commonly connected to a power line, each of the fuse units comprising a first fuse connected with the power line; and a plurality of second fuses connected with the first fuse in parallel. If the second fuses are determined to be cut off, the first fuse is cut off instead of the second fuses.Type: ApplicationFiled: December 4, 2008Publication date: June 4, 2009Inventor: Kwang-Kyu Bang
-
Patent number: 7538414Abstract: Disclosed is a semiconductor IC device capable of suppressing the interference of noise generated in one functional block with other functional blocks therein while protecting against electrostatic breakdown. A plurality of isolated pads are connected to a first terminal through respective wires, and further connected to a plurality of isolated pads each connected to a second terminal having the same function as that of the first terminal, so as to reduce noise interference based on the pad isolation and protect against electrostatic breakdown based on the inter-pad connection.Type: GrantFiled: May 30, 2007Date of Patent: May 26, 2009Assignee: Panasonic CorporationInventor: Akira Tanaka
-
Patent number: 7504925Abstract: An electric device generates a predetermined amount of heat in the event of a malfunction. The electric device is protected from overheating in that it is arranged, with a fuse in a circuit, such that the fuse and the electric device are thermally coupled to one another, so that the generation of the amount of heat by the electric device causes a fusible material in the fuse to melt. In this manner, the current terminal path of the electric device is interrupted.Type: GrantFiled: May 25, 2006Date of Patent: March 17, 2009Assignee: Infineon Technologies AGInventors: Alfons Graf, Martin Maerz, Martin Saliternig
-
Publication number: 20090039480Abstract: The semiconductor device includes a fuse structure disposed on a substrate. An interlayer dielectric disposed on the fuse structure. A first contact plug, a second contact plug, and a third contact plug penetrate the interlayer dielectric and wherein each of the first contact plug, the second contact plug and the third contact plug are connected to the fuse structure. A first conductive pattern and a second conductive pattern are disposed on the interlayer dielectric. The first conductive pattern and the second conductive pattern are electrically connected to the first contact plug and second contact plug, respectively.Type: ApplicationFiled: August 6, 2008Publication date: February 12, 2009Inventors: KYOUNG-WOO LEE, Andrew Tae Kim, Hong-Jae Shin
-
Publication number: 20090020856Abstract: Semiconductor device structures and methods for shielding a bond pad from electrical noise generated by active circuitry of an integrated circuit carried on a substrate. The structure includes electrically characterized devices placed in a pre-determined arrangement under the bond pad. The pre-determined arrangement of the electrically characterized devices provides for a consistent high frequency environment under the bond pad, which simplifies modeling of the bond pad by a circuit designer.Type: ApplicationFiled: July 17, 2007Publication date: January 22, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David S. Collins, Mete Erturk, Edward J. Gordon, Robert Groves, Robert M. Rassel
-
Patent number: 7470986Abstract: A mounting structure is provided. The mounting structure includes: a substrate; a line formed on the substrate; an electronic component in which a terminal having a protrusion protruded to the substrate and made of an elastic material and a conductive member disposed on the protruded surface of the protrusion and electrically connected to the line is disposed on a mounting surface of the electronic component opposed to the substrate; and an adhesive in which metal powders, a part of which is interposed between the conductive member and the line, are mixed and which serves to bond and fix the electronic component to the substrate. Here, the conductive member and the line interpose the metal powders therebetween and come in surface-contact with each other.Type: GrantFiled: August 4, 2006Date of Patent: December 30, 2008Assignee: Sanyo Epson Imaging Devices Corp.Inventor: Ken Kaneko
-
Patent number: 7468546Abstract: A semiconductor device. The device includes a substrate of the first semiconductor type comprising a pad region and a noise prevention structure in the substrate, on least one side of the pad region. The device further includes the substrate structure, a pad, and a dielectric layer therebetween.Type: GrantFiled: August 25, 2005Date of Patent: December 23, 2008Assignee: Airoha Technology Corp.Inventors: Sheng-Yow Chen, Dichi Tsai
-
Patent number: 7443020Abstract: Dummy stacks, each providing a common point of connectivity potentially across all metal layers, are incorporated along with the functional block in an integrated circuit. When the connectivity of elements of the functional block need to be changed later, the dummy stacks enable masks, which would otherwise need to be redesigned, to be further redesigned to obtain the desired connectivity. As a result, the redesign of some of the other masks, may be avoided, thereby reducing the total number of masks which would need to be redesigned while effecting a change in the connectivity of elements in a functional block.Type: GrantFiled: April 12, 2005Date of Patent: October 28, 2008Assignee: Texas Instruments IncorporatedInventor: Raja Selvaraj
-
Publication number: 20080237813Abstract: A printed circuit board includes a source interconnect and a ground interconnect, and the circuit board has a two-dimensional geometry having a corner. Protruding portions are provided in circumferences of the source interconnect and the ground interconnect in regions except the corner in plan view, and the source interconnect and the ground interconnect are connected to a common first decoupling capacitor in each of the protruding portions.Type: ApplicationFiled: March 17, 2008Publication date: October 2, 2008Inventor: Shoichi Chikamichi
-
Patent number: 7414313Abstract: The present invention relates to a donor laminate for transfer of a conductive layer comprising at least one electronically conductive polymer on to a receiver, wherein the receiver is a component of a device. The present invention also relates to methods pertinent to such transfers.Type: GrantFiled: December 22, 2004Date of Patent: August 19, 2008Assignee: Eastman Kodak CompanyInventors: Debasis Majumdar, Glen C. Irvin, Jr., Charles C. Anderson, Gary S. Freedman, Robert J. Kress
-
Patent number: 7413936Abstract: A programmable package with a fuse embedded therein, and fabrication method are provided. The fuse has first and second terminal ends joined by a central portion defining a fusible link. The ends include a portion of the first and second conductive layers, the central portion including a portion of the first conductive layer. The first layer may be electroless copper and the second layer may be electrolytic copper. The fuse may have a dog-bone or a bow tie shape. The method includes providing a substrate with a dielectric layer, and forming the fuse by depositing first conductive layer, forming and patterning second conductive layer over a portion of the first layer, and patterning first layer to form interconnects between areas of the second layer.Type: GrantFiled: November 9, 2005Date of Patent: August 19, 2008Assignee: Intel CorporationInventors: Hamid Azimi, Debabrata Gupta, Saliya Witharana
-
Publication number: 20080173987Abstract: A high dielectric loss tangent layer is provided in a dielectric layer between a power-supply plane and a ground plane. The high dielectric loss tangent layer is arranged such that its edge is located between the edge of the power-supply plane and the edge of the ground plane. The edge of the high dielectric loss tangent layer is preferably separated by a predetermined distance or more from the edge of the power-supply plane or the edge of the ground plane which is located on the inner side.Type: ApplicationFiled: January 15, 2008Publication date: July 24, 2008Applicant: ELPIDA MEMORY, INC.Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa
-
Patent number: 7402442Abstract: A physically secure processing assembly is provided that includes dies mounted on a substrate so as to sandwich the electrical contacts of the dies between the dies and the substrate. The substrate is provided with substrate contacts and conductive pathways that are electrically coupled to the die contacts and extend through the substrate. Electrical conductors surround the conductive pathways. A monitoring circuit detects a break in continuity of one or more of the electrical conductors, and preferably renders the assembly inoperable. Preferably, an epoxy encapsulation is provided to prevent probing tools from being able to reach the die or substrate contacts.Type: GrantFiled: December 21, 2005Date of Patent: July 22, 2008Assignee: International Business Machines CorporationInventors: Vincenzo Condorelli, Claudius Feger, Kevin C. Gotze, Nihad Hadzic, John U. Knickerbocker, Edmund J. Sprogis
-
Publication number: 20080128874Abstract: A semiconductor device includes a first semiconductor chip having first pads arranged at first interval, a second semiconductor chip having second pads arranged at second interval, the second interval being larger than the first interval and a relay substrate arranged between the first semiconductor chip and the second semiconductor chip, the relay substrate having first relay pads and second relay pads, the first relay pads arranged at first interval being formed along a side facing the first semiconductor chip and the second relay pads arranged at second interval being formed along a side facing the second semiconductor chip, in which the first semiconductor chip and the second semiconductor chip are connected to each other through the relay substrate.Type: ApplicationFiled: December 4, 2007Publication date: June 5, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Akira Haga
-
Publication number: 20080128875Abstract: An integrated circuit includes an on-chip memory having bit lines, which is formed in a metal layer; and an embedded passage wiring that is arranged in the metal layer or above so as to avoid a cross-talk noise with the bit lines. The embedded passage wiring is electrically connected to predetermined terminals to route a signal line over the on-chip memory.Type: ApplicationFiled: January 22, 2008Publication date: June 5, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Kenichi KIMURA
-
Patent number: 7375982Abstract: A method includes populating components in a cavity of a substrate, disposing a polymer over the components and within the cavity. The polymer is cured and a thin film is formed on the polymer. In addition, a method includes forming an EMI shield within a medical device by depositing a thin film of metal on a surface within the medical device. The thin film of metal, of gold, aluminum, or copper, is formed by vapor deposition or sputtering. An apparatus includes a first substrate assembly including a first substrate having a cavity. A first set of electronic components are disposed within the cavity, and a first polymer is disposed over the first set of components. Deposited on an outer surface of the first polymer by vapor deposition is a thin film of metal. The thin film of metal is electrically coupled with a ground. A second substrate assembly including a second substrate is coupled with the first substrate assembly.Type: GrantFiled: September 4, 2003Date of Patent: May 20, 2008Assignee: Cardiac Pacemakers, Inc.Inventors: Nick A. Youker, Ronald L. Anderson
-
Publication number: 20080099889Abstract: When a metal cap film is provided on an electric fuse, the break-ability of the electric fuse is reduced. A semiconductor device 1 includes interconnects 10, an electric fuse 20 and metal cap films 30. Both of the interconnects 10 and the electric fuse 20 are composed of Cu. The interconnects 10 and the electric fuse 20 are provided in the same layer in the interconnect layer 40. The metal cap films 30 are provided only on the interconnects 10 and not provided on the electric fuse 20.Type: ApplicationFiled: October 24, 2007Publication date: May 1, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Naoyoshi KAWAHARA
-
Patent number: 7354805Abstract: A fuse structure and method of forming the same is described, wherein the body of the fuse is formed from a crystalline semiconductor body on an insulator, preferably of a silicon-on-insulator wafer, surrounded by a fill-in dielectric. The fill-in dielectric is preferably a material that minimizes stresses on the crystalline body, such as an oxide. The body may be doped, and may also include a silicide layer on the upper surface. This fuse structure may be successfully programmed over a wide range of programming voltages and time.Type: GrantFiled: April 25, 2007Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Chandrasekharan Kothandaraman, Edward P. Maciejewski
-
Patent number: 7352050Abstract: In a fuse region of a semiconductor device, and a method of fabricating the same, the fuse region includes an interlayer insulating layer on a semiconductor substrate, a plurality of fuses on the interlayer insulating layer disposed in parallel with each other, a blocking layer on the interlayer insulating layer between each of the plurality of fuses and in parallel with the plurality of fuses, and a plurality of fuse grooves recessed into the interlayer insulating layer between each of the plurality of fuses and the blocking layer.Type: GrantFiled: March 15, 2005Date of Patent: April 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hyuck-Jin Kang, Chang-Suk Hyun, Il-Young Moon, Kang-Yoon Lee, Kwang-bo Sim, Sang-Kil Jeon
-
Patent number: 7332791Abstract: A method to form a programmable resistor device in an integrated circuit device is achieved. The method comprises depositing a semiconductor layer overlying a substrate. The semiconductor layer is patterned to form a plurality of lines. The lines are electrically parallel between a first terminal and a second terminal. Any of the lines may be blown open by a current forced from the first terminal to the second terminal. A metal-semiconductor alloy is selectively formed overlying a first group of the lines but not overlying a second group of the lines. A method to program the programmable resistor device is described.Type: GrantFiled: September 9, 2005Date of Patent: February 19, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shien-Yang Wu
-
Patent number: 7327022Abstract: A novel micro optical system as a platform technology for electrical and optical interconnections, thermal and mechanical assembly and integration of electronic, optoelectronic, passive and active components. This platform provides optical coupling and chip-to-chip interconnection by microwave electrical, optical guided and unguided waves, and power or bias electrical contacts or interfaces by a novel chip in flexible circuit, rigid or inflexible embodiments.Type: GrantFiled: December 30, 2002Date of Patent: February 5, 2008Assignee: General Electric CompanyInventors: Glenn Scott Claydon, Matthew Christian Nielsen, Samhita Dasgupta, Robert John Filkins, Glenn Alan Forman