Resistive To Electromigration Or Diffusion Of The Contact Or Lead Material Patents (Class 257/767)
-
Patent number: 7777344Abstract: An integrated circuit structure and methods for forming the same are provided. The integrated circuit structure includes a semiconductor substrate; a dielectric layer over the semiconductor substrate; an opening in the dielectric layer; a conductive line in the opening; a metal alloy layer overlying the conductive line; a first metal silicide layer overlying the metal alloy layer; and a second metal silicide layer different from the first metal silicide layer on the first metal silicide layer. The metal alloy layer and the first and the second metal silicide layers are substantially vertically aligned to the conductive line.Type: GrantFiled: April 11, 2007Date of Patent: August 17, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Hsueh Shih, Shau-Lin Shue
-
DIELECTRIC BARRIER LAYER FOR INCREASING ELECTROMIGRATION LIFETIMES IN COPPER INTERCONNECT STRUCTURES
Publication number: 20100200993Abstract: Embodiments of the invention include a copper interconnect structure having increased electromigration lifetime. Such structures can include a semiconductor substrate having a copper layer formed thereon. A dielectric barrier stack is formed on the copper layer. The dielectric barrier stack includes a first portion formed adjacent to the copper layer and a second portion formed on the first portion, the first portion having improved adhesion to copper relative to the second portion and both portions are formed having resistance to copper diffusion. The invention also includes several embodiments for constructing such structures. Adhesion of the dielectric barrier stack to copper can be increased by plasma treating or ion implanting selected portions of the dielectric barrier stack with adhesion enhancing materials to increase the concentration of such materials in the stack.Type: ApplicationFiled: April 20, 2010Publication date: August 12, 2010Applicant: LSI CORPORATIONInventors: Hao Cui, Peter A. Burke, Wilbur G. Catabay -
Patent number: 7759247Abstract: This invention provides a semiconductor device and a manufacturing method thereof which can minimize deterioration of electric characteristics of the semiconductor device without increasing an etching process. In the semiconductor device of the invention, a pad electrode layer formed of a first barrier layer and an aluminum layer laminated thereon is formed on a top surface of a semiconductor substrate. A supporting substrate is further attached on the top surface of the semiconductor substrate. A second barrier layer is formed on a back surface of the semiconductor substrate and in a via hole formed from the back surface of the semiconductor substrate to the first barrier layer. Furthermore, a re-distribution layer is formed in the via hole so as to completely fill the via hole or so as not to completely fill the via hole. A ball-shaped terminal is formed on the re-distribution layer.Type: GrantFiled: July 3, 2007Date of Patent: July 20, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Kojiro Kameyama, Akira Suzuki, Yoshio Okayama
-
Dielectric barrier layer for increasing electromigration lifetimes in copper interconnect structures
Patent number: 7728433Abstract: Embodiments of the invention include a copper interconnect structure having increased electromigration lifetime. Such structures can include a semiconductor substrate having a copper layer formed thereon. A dielectric barrier stack is formed on the copper layer. The dielectric barrier stack includes a first portion formed adjacent to the copper layer and a second portion formed on the first portion, the first portion having improved adhesion to copper relative to the second portion and both portions are formed having resistance to copper diffusion. The invention also includes several embodiments for constructing such structures. Adhesion of the dielectric barrier stack to copper can be increased by plasma treating or ion implanting selected portions of the dielectric barrier stack with adhesion enhancing materials to increase the concentration of such materials in the stack.Type: GrantFiled: April 17, 2007Date of Patent: June 1, 2010Assignee: LSI CorporationInventors: Hao Cui, Peter A. Burke, Wilbur G. Catabay -
Patent number: 7709955Abstract: A semiconductor device includes an interlayer insulation film, an underlying line provided in the interlayer insulation film, a liner film overlying the interlayer insulation film, an interlayer insulation film overlying the liner film. The underlying line has a lower hole and the liner film and the interlayer insulation film have an upper hole communicating with the lower hole, and the lower hole is larger in diameter than the upper hole. The semiconductor device further includes a conductive film provided at an internal wall surface of the lower hole, a barrier metal provided along an internal wall surface of the upper hole, and a Cu film filling the upper and lower holes. The conductive film contains a substance identical to a substance of the barrier metal. A highly reliable semiconductor device can thus be obtained.Type: GrantFiled: February 20, 2007Date of Patent: May 4, 2010Assignee: Renesas Technology Corp.Inventors: Kazuyoshi Maekawa, Kenichi Mori
-
Patent number: 7709960Abstract: A high tensile stress capping layer on Cu interconnects in order to reduce Cu transport and atomic voiding at the Cu/dielectric interface. The high tensile dielectric film is formed by depositing multiple layers of a thin dielectric material, each layer being under approximately 50 angstroms in thickness. Each dielectric layer is plasma treated prior to depositing each succeeding dielectric layer such that the dielectric cap has an internal tensile stress.Type: GrantFiled: August 6, 2008Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Haining Yang, Keith Kwong Hon Wong
-
Patent number: 7696092Abstract: A method of fabricating an integrated circuit includes forming a barrier layer along lateral side walls and a bottom of a via aperture and providing a ternary copper alloy via material in the via aperture to form a via. The via aperture is configured to receive the ternary copper alloy via material and electrically connect a first conductive layer and a second conductive layer. The ternary copper alloy via material helps the via to have a lower resistance and an increased grain size with staffed grain boundaries.Type: GrantFiled: November 26, 2001Date of Patent: April 13, 2010Assignee: GLOBALFOUNDRIES Inc.Inventors: Sergey D. Lopatin, Paul R. Besser, Pin-Chin Connie Wang
-
Patent number: 7692302Abstract: A System In Package (SIP) semiconductor device and a method for manufacturing a SIP device. A TiSiN film may be used as a diffusion barrier film for metal wiring in a SIP semiconductor device. A TiSiN film may provide relatively good step coverage in a relatively easy formation process, which may maximize reliability of a semiconductor device.Type: GrantFiled: April 15, 2009Date of Patent: April 6, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Han-Choon Lee
-
Patent number: 7667328Abstract: An integrated circuit for reducing the electromigration effect. The IC includes a substrate and a power transistor which has first and second source/drain regions. The IC further includes first, second, and third electrically conductive line segments being (i) directly above the first source/drain region and (ii) electrically coupled to the first source/drain region through first contact regions and second contact regions, respectively. The first and second electrically conductive line segments (i) reside in a first interconnect layer of the integrated circuit and (ii) run in the reference direction. The IC further includes an electrically conductive line being (i) directly above the first source/drain region, (ii) electrically coupled to the first and second electrically conductive line segments through a first via and a second via, respectively, (iii) resides in a second interconnect layer of the integrated circuit, and (iv) runs in the reference direction.Type: GrantFiled: February 28, 2007Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Anthony Kendall Stamper, Timothy Dooling Sullivan, Ping-Chuan Wang
-
Publication number: 20090302476Abstract: The invention generally relates to semiconductor devices, and more particularly to structures and methods for enhancing electromigration (EM) performance in interconnects. A method includes forming an interconnect, forming a cap on the interconnect, and forming a plurality of holes in the cap to improve electromigration performance of the interconnect.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Inventor: Baozhen Li
-
Publication number: 20090294973Abstract: An interconnect structure for an integrated circuit (IC) device includes an elongated, electrically conductive line comprising one or more segments formed at a first width, w1, and one or more segments formed at one or more additional widths, w2 . . . wN, with the first width being narrower than each of the one or more additional widths; wherein the relationship of the total length, L1, of the one or more conductive segments formed at the first width to the total lengths, L2 . . . LN, of the one or more conductive segments formed at the one or more additional widths is selected such that, for a given magnitude of current carried by the conductive line, a critical length with respect to an electromigration short-length effect benefit is maintained such that a total length of the conductive line, L=L1+L2+ . . . +LN, meets a minimum desired design length regardless of the critical length.Type: ApplicationFiled: May 29, 2008Publication date: December 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kaushik Chanda, Ronald G. Filippi, Stephan Grunow, Chao-Kun Hu, Sujatha Sankaran, Andrew H. Simon, Theodorus E. Standaert
-
Publication number: 20090278260Abstract: An IC interconnect for high direct current (DC) that is substantially immune to electro-migration (EM) damage, a design structure of the IC interconnect and a method of manufacture of the IC interconnect is provided. The structure has electro-migration immunity and redundancy of design, which includes a plurality of wires laid out in parallel and each of which are coated with a liner material. Two adjacent of the wires are physically contacted to each other.Type: ApplicationFiled: May 6, 2008Publication date: November 12, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis L. Hsu, Conal E. Murray, Ping-Chuan Wang, Chih-Chao Yang
-
Patent number: 7598614Abstract: An interconnect structure which includes a metal-containing cap located atop each conductive feature that is present within a dielectric material is provided in which a surface region of the metal-containing cap is oxidized prior to the subsequent deposition of any other dielectric material thereon. Moreover, metal particles that are located on the surface of the dielectric material between the conductive features are also oxidized at the same time as the surface region of the metal-containing cap. This provides a structure having a reduced leakage current. In accordance with the present invention, the oxidation step is performed after electroless plating of the metal-containing cap and prior to the deposition of a dielectric capping layer or an overlying interlayer or intralevel dielectric material.Type: GrantFiled: April 7, 2006Date of Patent: October 6, 2009Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Jason P. Gill, Sean Smith, Jean E. Wynne
-
Patent number: 7586198Abstract: Innerlayer panels are provided with high density fiducials during manufacture. The fiducials can be identified using X-rays without etching away portions of the innerlayer panel to expose the fiducials.Type: GrantFiled: December 29, 2005Date of Patent: September 8, 2009Assignee: E. I. du Pont de Nemours and CompanyInventors: William J. Borland, Saul Ferguson, Diptarka Majumdar, Matthew C. Snogren, Richard H. Snogren
-
Patent number: 7547972Abstract: The laminated structure includes a substrate of low dielectric constant material of silicon compound and an electroless copper plating layer laminated thereon with a barrier layer. The barrier layer is interposed between the substrate and the copper layer, and the barrier layer is formed by electroless plating. And the laminated structure is characterized in that the barrier layer is formed on the substrate with a monomolecular layer of organosilane compound and a palladium catalyst which are interposed between the substrate and the barrier layer, the palladium catalyst modifies the terminal, adjacent to the barrier layer, of the monomolecular layer, and the barrier layer includes an electroless NiB plating layer which is disposed on the substrate side, and a electroless CoWP plating layer.Type: GrantFiled: September 29, 2006Date of Patent: June 16, 2009Assignee: Waseda UniversityInventors: Tetsuya Osaka, Masahiro Yoshino
-
Patent number: 7533193Abstract: An apparatus and method therefor wherein instead of applying a high bias voltage 100 per cent of the time to leads susceptible to dendrite formation, the bias voltage is switched from a low bias voltage to a high voltage bias mode when the leads (19) are to be read or scanned by a microprocessor (14), and the bias voltage is then switched back to a low bias voltage mode when the lines are not being read, e.g., at other times, thereby greatly reducing the high bias “on” time and dramatically reducing the probability of dendrite formation. The reduction of high bias voltage “on” time is accomplished by programming the microprocessor (14) to switch the applicable input ports (16) to be output ports when the leads (19) are not to be read. As output ports, the output impedance and output voltage of the microprocessor are low as opposed to a high input impedance when the terminals are input terminals.Type: GrantFiled: May 24, 2001Date of Patent: May 12, 2009Assignee: Thomson LicensingInventors: William John Testin, Dale Wayne King
-
Patent number: 7511378Abstract: An electronic structure having wiring, and an associated method of designing the structure, for limiting a temperature gradient in the wiring. The electronic structure includes a substrate having a layer that includes a first and second wire which do not physically touch each other. The first and second wires are adapted to be at an elevated temperature due to Joule heating in relation to electrical current density in the first and second wires. The first wire is electrically and thermally coupled to the second wire by an electrically and thermally conductive structure that exists outside of the layer. The width of the second wire is tailored so as to limit a temperature gradient in the first wire to be below a threshold value that is predetermined to be sufficiently small so as to substantially mitigate adverse effects of electromigration in the first wire.Type: GrantFiled: May 30, 2006Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Jason P. Gill, David L. Harmon, Deborah M. Massey, Alvin W. Strong, Timothy D. Sullivan, Junichi Furukawa
-
Patent number: 7508082Abstract: There is provided a solution to the problem of the poor adhesion in the pad portion while inhibiting the dishing in the pad portion. An SiON film, which covers insulating areas and has an opening above Cu pad areas, is formed, and a barrier metal film is formed in the opening of the SiON film. Such constitution provides the structure, in which the upper portion of the interfaces between the Cu pad areas and the insulating areas are covered by the SiON film.Type: GrantFiled: August 24, 2007Date of Patent: March 24, 2009Assignee: NEC Electronics CorporationInventors: Toshiyuki Takewaki, Noriaki Oda
-
Patent number: 7504674Abstract: Electronic devices are constructed by a method that includes forming a first conductive layer in an opening in a multilayer dielectric structure supported by a substrate, forming a core conductive layer on the first conductive layer, subjecting the core conductive layer to a H2 plasma treatment, and depositing a capping adhesion/barrier layer on the core conductive layer after the H2 plasma treatment. The multilayer dielectric structure provides an insulating layer for around the core conducting layer. The H2 plasma treatment removes unwanted oxide from the surface region of the core conducting layer such that the interface between the core conducting layer and the capping adhesion/barrier is substantially free of oxides.Type: GrantFiled: August 29, 2005Date of Patent: March 17, 2009Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7495338Abstract: A conducting material comprising: a conducting core region comprising copper and from 0.001 atomic percent to 0.6 atomic percent of one or more metals selected from iridium, osmium and rhenium; and an interfacial region. The interfacial region comprises at least 80 atomic percent or greater of the one or more metals. The invention is also directed to a method of making a conducting material comprising: providing an underlayer; contacting the underlayer with a seed layer, the seed layer comprising copper and one or more metals selected from iridium, osmium and rhenium; depositing a conducting layer comprising copper on the seed layer, and annealing the conducting layer at a temperature sufficient to cause grain growth in the conducting layer, yet minimize the migration of the one or more alloy metals from the seed layer to the conducting layer.Type: GrantFiled: March 16, 2006Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Michael Lane, Stefanie R. Chiras, Terry A. Spooner, Robert Rosenberg, Daniel C. Edelstein
-
Patent number: 7495317Abstract: A semiconductor device comprises at the wafer level one or more ferrite structures adapted to dampen high frequency noise potentially apparent at signal lines and termination points within the semiconductor device. Related methods of forming said ferrite structures are also disclosed.Type: GrantFiled: March 24, 2006Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Seok Song, Un-Byoung Kang, Si-Hoon Lee
-
Publication number: 20090014884Abstract: A back-end of the line (BEOL) structure and method are disclosed. In one embodiment the BEOL structure may include: a copper line in an ultra low-k dielectric, the copper line connected on one end to a cathode via and on another end to an anode via; and a plurality of slots extending laterally along a length of the copper line, the plurality of slots being non-continuous along the length of the copper line, and wherein the plurality of slots reduce electromigration failure in the BEOL structure by enabling copper extrusions to occur along the plurality of slots.Type: ApplicationFiled: July 11, 2007Publication date: January 15, 2009Applicant: International Business Machines CorporationInventor: Baozhen Li
-
Patent number: 7446392Abstract: An electronic device is provided using wiring comprising aluminum to prevent hillock or whisker from generating, wherein the wiring contains oxygen atoms at a concentration of 8×1018 atoms·cm?3 or less, carbon atoms at a concentration of 5×1018 atoms·cm?3 or less, and nitrogen atoms at a concentration of 7×1017 atoms·cm?3 or less; furthermore, a silicon nitride film is formed on the aluminum gate, and an anodic oxide film is formed on the side planes thereof.Type: GrantFiled: November 19, 2007Date of Patent: November 4, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto
-
Patent number: 7436066Abstract: It is an object of the present invention to provide a highly reliable and high-quality semiconductor element by effectively preventing the migration of silver to a nitride semiconductor when an electrode main entirely or mostly of silver having high reflection efficiency is formed in contact with a nitride semiconductor layer. A semiconductor element comprises a nitride semiconductor layer, an electrode connected to said nitride semiconductor layer, and an insulating film covering at least part of said electrode, wherein the electrode comprises: a first metal film including silver or a silver alloy and in contact with the nitride semiconductor layer; and a second metal film completely covering the first metal film, and the insulating film comprises a nitride film.Type: GrantFiled: October 6, 2005Date of Patent: October 14, 2008Assignee: Nichia CorporationInventors: Shinya Sonobe, Masakatsu Tomonari, Yoshiki Inoue
-
Patent number: 7422977Abstract: A semiconductor device, in which a semiconductor integrated circuit having a multi-level interconnection structure is formed, according to an embodiment of the present invention, comprises a copper wiring and an insulating layer formed on a top surface of the copper wiring, wherein the copper wiring includes an additive for improving adhesion between the copper wiring and the insulating layer, and a profile of the additive has a gradient in which a concentration is gradually reduced as it goes from the top surface of the copper wiring toward the inside thereof, and has the highest concentration on the top surface of the copper wiring.Type: GrantFiled: April 1, 2005Date of Patent: September 9, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyuki Higashi, Masaki Yamada, Noriaki Matsunaga
-
Patent number: 7414275Abstract: Multilevel metallization layouts for an integrated circuit chip including transistors having first, second and third elements to which metallization layouts connect. The layouts minimize current limiting mechanism including electromigration by positioning the connection for the second contact vertically from the chip, overlapping the planes and fingers of the metallization layouts to the first and second elements and forming a pyramid or staircase of multilevel metallization layers to smooth diagonal current flow.Type: GrantFiled: June 24, 2005Date of Patent: August 19, 2008Assignee: International Business Machines CorporationInventors: David Ross Greenberg, John Joseph Pekarik, Jorg Scholvin
-
Patent number: 7397126Abstract: The present invention provides inhibiting an electrical leakage caused by anion migration. A trenched portion 15 is provided as ion migration-preventing zone between a source electrode 4 and a gate electrode 5. The trenched portion 15 is formed so as to surround a periphery of the source electrode 4.Type: GrantFiled: September 28, 2005Date of Patent: July 8, 2008Assignee: NEC Electronics CorporationInventor: Tomoki Kato
-
Publication number: 20080136036Abstract: In general, in one aspect, the disclosure describes an apparatus having on die circuitry coupled to at least one input port to receive a signal. A resistor is coupled to the on die circuitry and an off die power supply When a signal of sufficient amplitude is received by the on die circuitry the on die circuitry enables current to flow through the resister and reduces the voltage applied to the on die circuitry via the resister.Type: ApplicationFiled: November 1, 2006Publication date: June 12, 2008Inventors: Einat Surijan, Hemi Brann, Saba Rushdy
-
Publication number: 20080122103Abstract: An interconnect in provided which comprises a copper conductor having both a top surface and a lower surface, with caps formed on the top surface of the metallic conductor. The cap is formed of dual laminations or multiple laminations of films with the laminated films including an Ultra-Violet (UV) blocking film and a diffusion barrier film. The diffusion barrier film and the UV blocking film may be separated by an intermediate film.Type: ApplicationFiled: November 29, 2006Publication date: May 29, 2008Applicant: International Business Machines CorporationInventors: Griselda Bonilla, Christos D. Dimitrakopoulos, Son V. Nguyen, Alfred Grill, Satyanarayana V. Nitta, Darryl D. Restaino, Terry A. Spooner
-
Publication number: 20080111245Abstract: An electric element includes a first electrode (1), a second electrode (3), and a variable-resistance film (2) connected between the first electrode (1) and the second electrode (3). The variable-resistance film (2) contains Fe (iron) and O (oxygen) as constituent elements. The content of oxygen in the variable-resistance film (2) is modulated along the film thickness direction.Type: ApplicationFiled: October 26, 2006Publication date: May 15, 2008Inventors: Koichi Osano, Shunsaku Muraoka, Satoru Mitani, Kumio Nago
-
Patent number: 7372160Abstract: A protective barrier layer, formed of a material such as titanium or titanium nitride for which removal by chemical mechanical polishing (CMP) is primarily mechanical rather than primarily chemical, formed on a conformal tungsten layer. During subsequent CMP to pattern the tungsten layer, upper topological regions of the protective barrier layer (such as those overlying interlevel dielectric regions) are removed first, exposing the tungsten under those regions to removal, while protective barrier layer regions over lower topological regions (such as openings within the interlevel dielectric) remain to prevent chemical attack of underlying tungsten. CMP patterned tungsten is thus substantially planar with the interlevel dielectric without dishing, even in large area tungsten structures such as MOS capacitor structures.Type: GrantFiled: May 31, 2001Date of Patent: May 13, 2008Assignee: STMicroelectronics, Inc.Inventors: Charles R. Spinner, III, Rebecca A. Nickell, Todd H. Gandy
-
Patent number: 7339270Abstract: A semiconductor device has a porous low-dielectric-constant film formed on a substrate and having an opening and a fine particle film composed of a plurality of aggregately deposited fine particles each having a diameter of not less than 1 nm and not more than 2 nm and formed on a surface of the portion of the porous low-dielectric-constant film which is formed with the opening. The fine particles are filled in voids exposed at the surface of the portion of the porous low-dielectric-constant film which is formed with the opening.Type: GrantFiled: July 25, 2006Date of Patent: March 4, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shinichi Ogawa
-
Patent number: 7339274Abstract: Phenomena such as electromigration and stress-induced migration occurring in metal interconnects of devices such as integrated circuits are inhibited by use of underlying non-planarities. Thus the material underlying the interconnect is formed to have non-planarities typically of at least 0.02 ?m in height and advantageously within 100 ?m of another such non-planarity. Such non-planarities, it is contemplated, reduce grain boundary movement in the overlying interconnect with a concomitant reduction in void aggregation.Type: GrantFiled: August 17, 2004Date of Patent: March 4, 2008Assignee: Agere Systems Inc.Inventors: John C. Desko, Jr., Bailey R. Jones, Sean Lian, Simon John Molloy, Vivian Ryan
-
Patent number: 7332814Abstract: A sense resistor and integrated circuit package combination is disclosed. A package lead frame is provided having a plurality of landing zones associated therewith and a die mounting area for mounting of a die thereon. The die has a plurality of bond pads associated therewith, with a first bond wire connected between a first one of the landing zones and a second one of the landing zones. The first bond wire forms a sense resistor with a resistance of a known value. A second bond wire is connected between the first one of the landing zones and a first one of the bond pads.Type: GrantFiled: September 2, 2005Date of Patent: February 19, 2008Assignee: Intersil Americas Inc.Inventors: Daniel J. DeBeer, Lance L. Chandler
-
Patent number: 7327031Abstract: There is provided a solution to the problem of the poor adhesion in the pad portion while inhibiting the dishing in the pad portion. An SiON film, which covers insulating areas and has an opening above Cu pad areas, is formed, and a barrier metal film is formed in the opening of the SiON film. Such constitution provides the structure, in which the upper portion of the interfaces between the Cu pad areas and the insulating areas are covered by the SiON film.Type: GrantFiled: September 30, 2004Date of Patent: February 5, 2008Assignee: NEC Electronics CorporationInventors: Toshiyuki Takewaki, Noriaki Oda
-
Patent number: 7303988Abstract: Methods of forming a multi-level metal line of a semiconductor device are disclosed. One example method includes subsequently stacking first and second metal layers, wherein a conductive etching stopper layer is interposed at an interface between the first and second metal layers; forming first and second metal layer pattern by patterning the first metal layer, the etching stopper layer, and the second metal layer, wherein the first metal layer pattern is formed as a lower metal line; forming a connection contact in form of a plug by selectively etching the second metal layer pattern until the etching stopper layer is exposed; forming an interlayer insulating layer to cover the connection contact and the first metal layer pattern; and exposing an upper surface of the connection contact by planarizing the interlayer insulating layer.Type: GrantFiled: December 30, 2004Date of Patent: December 4, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Chul Shim
-
Patent number: 7301241Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a . A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: July 21, 2003Date of Patent: November 27, 2007Assignee: Fujitsu LimitedInventor: Kenichi Watanabe
-
Patent number: 7301239Abstract: A wiring structure with improved resistance to void formation and a method of making the same are described. The wiring structure has a first conducting layer that includes a large area portion which is connected to an end of a protrusion with a plurality of “n” overlapping segments and at least one bending portion. The other end of the protrusion is connected to the bottom of a via which has an overlying second conducting layer. A bend is formed by overlapping the ends of two adjacent segments at an angle between 45° and 135°. The protrusion may also include at least one extension at a segment end beyond a bend. A bending portion and extension are used as bottlenecks to delay the diffusion of a vacancy from the large area portion to the vicinity of the via and is especially effective for copper interconnects or in a via test structure.Type: GrantFiled: July 26, 2004Date of Patent: November 27, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Jung Wang, Su-Chen Fan, Ding-Da Hu, Hsueh-Chung Chen
-
Patent number: 7298021Abstract: An electronic device is provided using wiring comprising aluminum to prevent hillock or whisker from generating, wherein the wiring contains oxygen atoms at a concentration of 8×1018 atoms·cm?3 or less, carbon atoms at a concentration of 5×1018 atoms·cm?3 or less, and nitrogen atoms at a concentration of 7×1017 atoms·cm?3 or less; furthermore, a silicon nitride film is formed on the aluminum gate, and an anodic oxide film is formed on the side planes thereof.Type: GrantFiled: June 2, 2005Date of Patent: November 20, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto
-
Patent number: 7276796Abstract: An interconnect structure of the single or dual damascene type and a method of forming the same, which substantially reduces the surface oxidation problem of plating a conductive material onto a noble metal seed layer are provided. In accordance with the present invention, a hydrogen plasma treatment is used to treat a noble metal seed layer such that the treated noble metal seed layer is highly resistant to surface oxidation. The inventive oxidation-resistant noble metal seed layer has a low C content and/or a low nitrogen content.Type: GrantFiled: March 15, 2006Date of Patent: October 2, 2007Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Nancy R. Klymko, Christopher C. Parks, Keith Kwong Hon Wong
-
Patent number: 7271700Abstract: A thin film resistor device and method of manufacture includes a layer of a thin film conductor material and a current density enhancing layer (CDEL). The CDEL is an insulator material adapted to adhere to the thin film conductor material and enables the said thin film resistor to carry higher current densities with reduced shift in resistance. In one embodiment, the thin film resistor device includes a single CDEL layer formed on one side (atop or underneath) the thin film conductor material. In a second embodiment, two CDEL layers are formed on both sides (atop and underneath) of the thin film conductor material. The resistor device may be manufactured as part of both BEOL and FEOL processes.Type: GrantFiled: February 16, 2005Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Ebenezer E. Eshun
-
Patent number: 7271097Abstract: A semiconductor protection element is provided in which no heat generation occurs in a concentrated manner, in a region having a high resistance value even when electrostatic discharge (ESD) is applied, without an increase in an area of the semiconductor device. The semiconductor protection element is made up of an N-type well, P-type semiconductor substrate having a pair of N+ diffusion layers each having an impurity concentration being higher than that of the N-type well, and a silicide layer partially formed on each of the two N+ diffusion layers. The N-type well has a first exposed region being exposed on the semiconductor substrate and the silicide layer is so formed that a part of each of the two N+ diffusion layers has a second exposed region being exposed successively so as to be in contact with the first exposed region. The first exposed region is sandwiched by two N+ diffusion layers.Type: GrantFiled: February 6, 2006Date of Patent: September 18, 2007Assignee: NEC Electronics CorporationInventor: Hitoshi Irino
-
Patent number: 7265450Abstract: An inventive semiconductor device includes: a lower interlayer dielectric film provided on a substrate; a lower interconnect made up of a lower barrier metal layer formed along a wall surface of a lower interconnect groove in the lower interlayer dielectric film, and a copper film; and an upper plug and an upper interconnect. The upper plug passes through a silicon nitride film and comes into contact with the copper film of the lower interconnect. The lower interconnect is provided with a large number of convex portions buried in concave portions of the lower interconnect groove. Thus, voids in the lower interconnect are also gettered by the convex portions. Accordingly, the concentration of voids in the contact area between the lower interconnect and the upper plug is relieved, and an increase in contact resistance is suppressed.Type: GrantFiled: July 28, 2004Date of Patent: September 4, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takato Handa, Hiroyuki Umimoto, Tetsuya Ueda
-
Patent number: 7262473Abstract: A method for forming a contact capable of tolerating an O2 environment up to several hundred degrees Celsius for several hours is disclosed. To slow down the metal oxide front of the metal layer at the metal-polysilicon interface, the metal layer is surrounded by one or more oxygen sink spacers and layers. These oxygen sink spacers and layers are oxidized before the metal layer at the bottom of the plug is oxidized. Accordingly, the conductive connection between the polysilicon and any device built on top of the barrier layer is preserved.Type: GrantFiled: December 15, 2003Date of Patent: August 28, 2007Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 7242097Abstract: A microelectronic package is disclosed including a microelectronic device, a substrate, and a signaling path coupling the microelectronic device with the substrate. The signaling path includes a conductive material, a solder joint, and a barrier material disposed between the conductive material and the solder joint. The barrier material may include nickel, cobalt, iron, titanium, and combinations thereof.Type: GrantFiled: June 30, 2003Date of Patent: July 10, 2007Assignee: Intel CorporationInventor: Fay Hua
-
Patent number: 7238626Abstract: A method of stabilizing a poly(paraxylylene) dielectric thin film after forming the dielectric thin film via transport polymerization is disclosed, wherein the method includes annealing the dielectric thin film under at least one of a reductive atmosphere and a vacuum at a temperature above a reversible solid phase transition temperature of the dielectric film to convert the film from a lower temperature phase to a higher temperature phase, and cooling the dielectric thin film at a sufficient rate to a temperature below the solid phase transition temperature of the dielectric thin film to trap substantial portions of the film in the higher temperature phase.Type: GrantFiled: December 21, 2004Date of Patent: July 3, 2007Assignee: Dielectric Systems, Inc.Inventors: Chung J. Lee, Atul Kumar
-
Patent number: 7235844Abstract: A high-reliability power composite integrated semiconductor device uses thick copper electrodes as current collecting electrodes of a power device portion to resist wire resistance needed for reducing ON-resistance. Furthermore, wire bonding connection of the copper electrodes is secured, and also the time-lapse degradation under high temperature which causes diffusion of copper and corrosion of copper is suppressed. Still furthermore, direct bonding connection can be established to current collecting electrodes in the power device portion, and also established to a bonding pad formed on the control circuit portion in the control circuit portion. A pad area at the device peripheral portion which has been hitherto needed is reduced, so that the area of the device is saved, and the manufacturing cost is reduced.Type: GrantFiled: May 19, 2005Date of Patent: June 26, 2007Assignee: Denso CorporationInventor: Hiroyasu Itou
-
Patent number: 7233071Abstract: A low-k dielectric material for use in the manufacture of semiconductor devices, semiconductor structures using the low-k dielectric material, and methods of forming such dielectric materials and fabricating such structures. The low-k dielectric material comprises carbon nanostructures, like carbon nanotubes or carbon buckyballs, that are characterized by an insulating electronic state. The carbon nanostructures may be converted to the insulating electronic state either before or after a layer containing the carbon nanostructures is formed on a substrate. One approach for converting the carbon nanostructures to the insulating electronic state is fluorination.Type: GrantFiled: October 4, 2004Date of Patent: June 19, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7224063Abstract: An interconnect structure, comprising: a lower level wire having a side and a bottom, the lower level wire comprising: a lower core conductor and a lower conductive liner, the lower conductive liner on the side and the bottom of the lower level wire; an upper level wire having a side and a bottom, the upper level wire comprising an upper core conductor and an upper conductive liner, the upper conductive liner on the side and the bottom of the upper level wire; and the upper conductive liner in contact with the lower core conductor and also in contact with the lower conductive liner in a liner-to-liner contact region.Type: GrantFiled: June 1, 2001Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Birendra N. Agarwala, Eric M. Coker, Anthony Correale, Jr., Hazara S. Rathore, Timothy D. Sullivan, Richard A. Wachnik
-
Patent number: 7224009Abstract: An imaging device formed as a CMOS semiconductor integrated circuit includes a doped polysilicon contact line between the floating diffusion region and the gate of a source follower output transistor. The doped polysilicon contact line in the CMOS imager decreases leakage from the diffusion region into the substrate which may occur with other techniques for interconnecting the diffusion region with the source follower transistor gate. Additionally, the CMOS imager having a doped polysilicon contact between the floating diffusion region and the source follower transistor gate allows the source follower transistor to be placed closer to the floating diffusion region, thereby allowing a greater photo detection region in the same sized imager circuit.Type: GrantFiled: May 13, 2005Date of Patent: May 29, 2007Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes