Resistive To Electromigration Or Diffusion Of The Contact Or Lead Material Patents (Class 257/767)
-
Patent number: 6806573Abstract: An alloy or composite is deposited in a recess feature of a semiconductor substrate by sputtering an alloy or composite target into a recess, to form a first layer of deposited material. The first layer of deposited material is resputtered at a low angle and low energy, to redeposit the first layer of deposited material onto the bottom of the recess as a second layer of deposited material having a different stoichiometry than that of the first deposited material. In a further embodiment, a sputtering chamber ambient is comprised of argon and nitrogen. In yet a further embodiment, the resputtering step is followed by deposition of at least one layer of material with a different stoichiometry than that of the second deposited layer, to form a “graded” stoichiometry of material deposited in the recess.Type: GrantFiled: April 5, 2001Date of Patent: October 19, 2004Assignee: Micron Technology, Inc.Inventor: Yongjun Hu
-
Publication number: 20040195697Abstract: A method of packaging circuit devices in which a heat slug is inserted into an aperture in the substrate. A heat slug is therefore incorporated into the package without adding to the total size or weight of the package.Type: ApplicationFiled: April 1, 2003Publication date: October 7, 2004Applicant: United Test & Assembly Center Ltd.Inventors: Tan Hien Boon, Liu Hao, Park Soo Gill
-
Patent number: 6800911Abstract: A semiconductor device has a semiconductor substrate and a conductive layer formed above the semiconductor substrate. The conductive layer has a silicon film, a silicide film formed on the silicon film, and a high melting-point metal film formed on the silicide film. The silicon film has a non-doped layer, which does not contain impurities, and an impurity layer which is formed on the non-doped layer and contains impurities. The silicide film is formed on the impurity layer of the silicon film.Type: GrantFiled: May 30, 2003Date of Patent: October 5, 2004Assignee: United Microelectronics CorporationInventor: Hirotomo Miura
-
Patent number: 6794755Abstract: Described is a method and apparatus for altering the top surface of a metal interconnect. In one embodiment of the invention, a metal interconnect and a barrier layer are formed into an interlayer dielectric (ILD) and the metal interconnect and the barrier layer are planarized to the top of the ILD. The top surfaces of the metal interconnect, the barrier layer, and the ILD are altered with a second metal to form an electromigration barrier. In one embodiment of the invention, the second metal is prevented from contaminating the electrical resistivity of the metal interconnect.Type: GrantFiled: March 25, 2003Date of Patent: September 21, 2004Assignee: Intel CorporationInventors: Jose A. Maiz, Xiaorong Morrow, Thomas Marieb, Carolyn Block, Jihperng Leu, Paul McGregor, Markus Kuhn, Mitchell C. Taylor
-
Patent number: 6787833Abstract: This invention relates to contact structures for use in integrated circuits and methods of fabricating contact structures. In one embodiment, a contact structure includes a conductive layer, one or more barrier layers formed above the conductive layer, and a barrier structure encircling the polysilicon layer and the one or more barrier layers. In an alternate embodiment, a contact structure is fabricated by forming a polysilicon layer on a substrate, forming a tungsten nitride layer above the polysilicon layer, and etching the polysilicon layer and the tungsten nitride layer to a level below the surface of a substrate structure. A silicon nitride layer is formed above the tungsten nitride layer, and a ruthenium silicide layer is formed above the silicon nitride layer. The ruthenium silicide layer is then polished.Type: GrantFiled: August 31, 2000Date of Patent: September 7, 2004Assignee: Micron Technology, Inc.Inventor: Fred Fishburn
-
Patent number: 6784551Abstract: An electronic device has a semiconductor chip and a passive component, whose electrical values can be varied. The semiconductor chip is electrically conductively connected to a rewiring structure that, together with the semiconductor chip and with the passive component, is enclosed by a housing made of plastic. A method for producing the electronic device is also described.Type: GrantFiled: September 10, 2002Date of Patent: August 31, 2004Assignee: Infineon Technologies AGInventors: Albert Auburger, Bernd Stadler, Stefan Paulus, Horst Theuss
-
Patent number: 6784543Abstract: A structure in which a phosphorus-nickel layer, a rich phosphorus nickel layer that contains phosphorus or boron higher than this phosphorus-nickel layer, a nickel-tin ally layer, a tin-rich tin alloy layer, and a tin alloy solder layer are formed in sequence on an electrode. Accordingly, adhesiveness between a metal pattern used as the electrode, the wiring, or the pad and the solder can be improved.Type: GrantFiled: February 28, 2003Date of Patent: August 31, 2004Assignee: Fujitsu LimitedInventors: Hirohisa Matsuki, Yutaka Makino, Masamitsu Ikumo, Mitsutaka Sato, Tetsuya Fujisawa, Yoshitaka Aiba
-
Patent number: 6777328Abstract: A method of manufacturing a semiconductor device including forming an insulator layer on an integrated circuit, forming a barrier layer having a first titanium film and a titanium nitride film on the insulator layer, heat-treating the barrier layer to release nitrogen gas from the titanium nitride film, forming a second titanium film on the barrier layer, and forming an aluminum film used as a wired metal on the second titanium film.Type: GrantFiled: July 3, 2002Date of Patent: August 17, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Tetsuo Usami
-
Patent number: 6759321Abstract: A method for providing regions of substantially lower fluorine content in a fluorine containing dielectric is described incorporating exposing a region to ultraviolet radiation and annealing at an elevated temperature to remove partially disrupted fluorine from the region. The invention overcomes the problem of fluorine from a fluorine containing dielectric reacting with other materials while maintaining a bulk dielectric material of sufficiently high or original fluorine content to maintain an effective low dielectric constant in semiconductor chip wiring interconnect structures.Type: GrantFiled: July 25, 2002Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Katherina Babich, Alessandro Callegari, Stephen Alan Cohen, Alfred Grill, Christopher Vincent Jahnes, Vishnubhai Vitthalbhai Patel, Sampath Purushothaman, Katherine Lynn Saenger
-
Patent number: 6753605Abstract: A bumped wafer for use in making a chip device. The bumped wafer includes two titanium layers sputtered alternatingly with two copper layers over a non-passivated die. The bumped wafer further includes under bump material under solder bumps contained thereon.Type: GrantFiled: December 4, 2000Date of Patent: June 22, 2004Assignee: Fairchild Semiconductor CorporationInventor: Rajeev Joshi
-
Patent number: 6750542Abstract: A sputter target is made of a Ti—Al alloy containing Al in the range of 1 to 30 atm %. In the Ti—Al alloy constituting the sputter target, Al exists in at least one of a solid solution state in Ti and a state in which Al forms an intermetallic compound with Ti, and variation in Al content in the entire target is limited within 10%. Furthermore, an average crystal grain diameter of the Ti—Al alloy is 500 &mgr;m or less, and variation in crystal grain diameter in the entire target is limited within 30%. A Ti—Al—N film as a barrier film is formed by using the sputter target made of the Ti—Al alloy as described above. An electronic component includes a barrier film formed on a semiconductor substrate.Type: GrantFiled: October 21, 2002Date of Patent: June 15, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Yukinobu Suzuki, Takashi Ishigami, Yasuo Kohsaka, Naomi Fujioka, Takashi Watanabe, Koichi Watanabe, Kenya Sano
-
Patent number: 6747343Abstract: A leadframe for use with integrated circuit chips comprising a leadframe base made of aluminum or aluminum alloy having a surface layer of zinc; a first layer of nickel on said zinc layer, said first nickel layer deposited to be compatible with aluminum and zinc; a layer of an alloy of nickel and a noble metal on said first nickel layer; a second layer of nickel on said alloy layer, said second nickel layer deposited to be suitable for lead bending and solder attachment; and an outermost layer of noble metal, whereby said leadframe is suitable for solder attachment to other parts, for wire bonding, and for corrosion protection.Type: GrantFiled: November 25, 2002Date of Patent: June 8, 2004Assignee: Texas Instruments IncorporatedInventor: John P. Tellkamp
-
Patent number: 6737749Abstract: A circuit package and a method of forming the same that facilitates control of the impedance of a driving circuit employing resistive vias formed into a dielectric substrate.Type: GrantFiled: December 20, 2001Date of Patent: May 18, 2004Assignee: Sun Microsystems, Inc.Inventors: Nayon Tomsio, Avi Liebermensch
-
Patent number: 6734558Abstract: A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper conductor, into a substrate, such as a semiconducting material or an insulating material. In one mode of making the semiconductor device, the barrier film is formed by depositing a precursor, such as a metal halide (e.g., BaF2), onto the substrate material, and then annealing the resulting film on the substrate material to remove all of the constituents of the temporary heteroepitaxial film except for a monolayer of metal atoms left behind as attached to the surface of the substrate. A conductor, such as copper, deposited onto the barrier film is effectively prevented from diffusing into the substrate material even when the barrier film is only one or several monolayers in thickness.Type: GrantFiled: August 20, 1998Date of Patent: May 11, 2004Assignee: The United States of America as represented by the Secretary of the NavyInventors: Michael F. Stumborg, Francisco Santiago, Tak Kin Chu, Kevin A. Boulais
-
Patent number: 6724088Abstract: Structures such as source/drain contacts of improved reliability are enabled by the creation and use of quantum conductive barrier layers at the interface between the electrical contact and the shallow diffusion source/drain region. The quantum conductive layers are preferably nitrides or oxynitrides. The improved structure is preferably part of a transistor structure of an integrated circuit device. The contacts structures are especially useful for devices employing ultra-shallow junctions.Type: GrantFiled: April 20, 1999Date of Patent: April 20, 2004Assignee: International Business Machines CorporationInventors: Rajarao Jammy, Jack A. Mandelman
-
Patent number: 6720654Abstract: A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper conductor, into a substrate, such as a semiconducting material or an insulating material. In one mode of making the semiconductor device, the barrier film is formed by depositing a precursor, such as a metal halide (e.g., BaF2), onto the substrate material, and then annealing the resulting film on the substrate material to remove all of the constituents of the temporary heteroepitaxial film except for a monolayer of metal atoms left behind as attached to the surface of the substrate. A conductor, such as copper, deposited onto the barrier film is effectively prevented from diffusing into the substrate material even when the barrier film is only one or several monolayers in thickness.Type: GrantFiled: August 20, 1998Date of Patent: April 13, 2004Assignee: The United States of America as represented by the Secretary of the NavyInventors: Michael F. Stumborg, Francisco Santiago, Tak Kin Chu, Kevin A. Boulais
-
Patent number: 6717268Abstract: Metallic reservoirs in the form of passive or dummy vias are used on interconnects as a source or sink for electromigration material, slowing the build up of electromigration-induced mechanical stress. The passive or dummy vias are disposed in a vertical direction from the interconnect (perpendicular to the plane of the interconnect) to so that the reservoirs do not occupy additional space in the interconnect layer. Both apparatus and method embodiments are described.Type: GrantFiled: November 13, 2001Date of Patent: April 6, 2004Assignee: Intel CorporationInventor: Stefan P. Hau-Riege
-
Patent number: 6717265Abstract: The present invention discloses a method including providing a substrate; forming a dielectric material over the substrate; forming an opening in the dielectric material; treating a surface of the dielectric material; forming a conductor in the opening; and planarizing the conductor. The present invention further discloses a structure including a substrate; a dielectric material located over the substrate, the dielectric material having a low dielectric constant; an opening located in the dielectric material; a treated layer located over a sidewall of the opening; and a conductor located in the opening and over the treated layer.Type: GrantFiled: November 8, 2002Date of Patent: April 6, 2004Assignee: Intel CorporationInventors: Douglas B. Ingerly, Brett R. Schroeder
-
Patent number: 6717266Abstract: The electromigration resistance of planarized metallization patterns, for example copper, inlaid in the surface of a layer of dielectric material, is enhanced by a process comprising blanket-depositing on the planarized, upper surfaces of the metallization features and the dielectric layer at least one alloying layer comprising at least one alloying element for the metal of the features, and diffusing the at least one alloying element within the metallization features to effect alloying therewith. The at least one alloying element diffused within the metallization features, under conditions wherein an oxide layer forms on the surface of the metallization features, forms a stable oxide layer on the surface of the metallization features. The stable oxide layer reduces electromigration from the metallization features along the oxide layer.Type: GrantFiled: June 18, 2002Date of Patent: April 6, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Amit P. Marathe, Darrell M. Erb
-
Patent number: 6713875Abstract: The present invention is directed to a simplified, CVD-less method of forming a barrier layer for a metal layer which prevents metal contamination in an integrated circuit. The invention utilizes a sacrificial multilayer dielectric structure and selective etching to form the top barrier layer. An opening is etched in the structure and a plating layer is deposited in the opening. A first unneeded portion of the structure along with an unneeded portion of the plating layer is removed utilizing an etchant that is selective for the first unneeded structural portion. A Cu layer is deposited and implanted with barrier material to form the top barrier layer. A second unneeded portion of the structure along with an unneeded portion of the top barrier layer is removed utilizing an etchant that is selective for the second unneeded structural portion. The resulting structure is a metal interconnect structure having an overlying top barrier layer which is produced without using CVD techniques.Type: GrantFiled: May 3, 2002Date of Patent: March 30, 2004Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 6700199Abstract: A gold-silver alloy bonding wire for a semiconductor device is provided. The bonding wire contains: a Au-Ag alloy including 5-40% Ag by weight in Au having a purity of 99.999% or greater; at least one element of a first group consisting of Pd, Rh, Pt, and Ir in an amount of about 50-10,000 ppm by weight; at least one element of a second group consisting of B, Be, and Ca in an amount of about 1-50 ppm by weight; at least one element of a third group consisting of P, Sb, and Bi in an amount of about 1-50 ppm by weight; and at least one element of a fourth group consisting of Mg, TI, Zn, and Sn in an amount of about 5-50 ppm by weight. The bonding wire is highly reliable with a strong tensile strength at room temperature and high temperature and favourable bondability. When the bonding wire is looped, no rupture occurs in a ball neck region. Also, no chip cracking occurs since the ball is soft.Type: GrantFiled: March 7, 2003Date of Patent: March 2, 2004Assignee: MK Electron Co., Ltd.Inventors: Jeong-Tak Moon, Jong-Soo Cho, Dong-Ho Joung
-
Patent number: 6693356Abstract: The structure and the fabrication method of an integrated circuit in the horizontal surface of a semiconductor body comprising a dielectric layer over said semiconductor body and a substantially vertical hole through the dielectric layer, the hole having sidewalls and a bottom. A barrier layer is positioned over the dielectric layer including the sidewalls within the hole and the bottom of the hole; the barrier layer is operable to seal copper. A copper-doped transition layer is positioned over the barrier layer; the transition layer has a resistivity higher than pure copper and is operable to strongly bond to copper and to the barrier layer, whereby electomigration reliability is improved. The remainder of said hole is filled with copper. The hole can be either a trench or a trench and a via.Type: GrantFiled: March 27, 2002Date of Patent: February 17, 2004Assignee: Texas Instruments IncorporatedInventors: Qing-Tang Jiang, Robert Tsu, Kenneth D. Brennan
-
Patent number: 6690092Abstract: In order to solve the aforementioned problems, the present invention provides a semiconductor device having a multilayer interconnection structure, wherein an upper interconnection comprises a first metal layer composed of an aluminum alloy, which is formed over a lower interconnection, and a second metal layer formed over the first metal layer and composed of an aluminum alloy formed as a film at a temperature higher than that for the first metal layer. Another invention provides a semiconductor device having a multilayer interconnection structure, wherein a metal region composed of a metal different from an aluminum alloy is formed in a portion spaced by a predetermined distance in an extending direction of an upper interconnection from an end of a via hole defined in the upper interconnection composed of the aluminum alloy, which is electrically connected to a lower interconnection through the via hole.Type: GrantFiled: September 24, 2001Date of Patent: February 10, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Eiichi Umemura
-
Patent number: 6690093Abstract: A metal contact structure of a semiconductor device and a method for forming the same, wherein an upper conductive layer is formed by etching a metal layer, which fills a contact hole and is formed on the entire surface of an interlayer dielectric film and etching is stopped when barrier metal layers under the metal layer is exposed. Then, after forming spacers on the sidewalls of an upper conductive layer, the barrier metal layers (a barrier layer and an ohmic layer) are removed using the spacers as etching masks. Therefore, it is possible to prevent problems due to etch mask misalignment, such as 1) an etching gas of the metal layer permeating through the ohmic layer and 2) defects such as contact resistance changes that occur when spacers cover a contact hole even though the upper conductive layer does not completely cover that contact hole.Type: GrantFiled: June 13, 2001Date of Patent: February 10, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-hyuk Ahn, Myeong-cheol Kim
-
Patent number: 6686661Abstract: A thin film transistor and a method of manufacturing the same includes forming a copper alloy line on substrate, an oxidation film formed on the upper surface of the copper alloy line. The copper alloy line includes a concentration y of magnesium, and the copper alloy line has a thickness t. the concentration y of magnesium in copper alloy line is related to the thickness is as follows: y ≤ 94 t .Type: GrantFiled: October 12, 2000Date of Patent: February 3, 2004Assignee: LG. Philips LCD Co., Ltd.Inventors: Jae Gab Lee, Heung Lyul Cho
-
Patent number: 6683381Abstract: The semiconductor device of the present invention includes: a substrate; a first conductor film supported by the substrate; an insulating film formed on the substrate to cover the first conductor film, an opening being formed in the insulating film; and a second conductor film, which is formed within the opening of the insulating film and is in electrical contact with the first conductor film. The second conductor film includes: a silicon-containing titanium nitride layer formed within the opening of the insulating film; and a metal layer formed over the silicon-containing titanium nitride layer. The metal layer is mainly composed of copper.Type: GrantFiled: June 20, 2001Date of Patent: January 27, 2004Assignee: Matsushita Electric Industrsial Co., Ltd.Inventor: Takeshi Harada
-
Patent number: 6677647Abstract: The electromigration characteristics of patterned metal features, such as metal lines, in semiconductor devices is improved by applying a conductive layer to substantially surround and encapsulate the patterned metal features. A portion of the conductive layer may be removed to form conductive sidewall spacers on the side surfaces of the patterned metal features. In an embodiment of the invention, the conductive layer comprises a first layer of titanium and a second layer of titanium-nitride thereon.Type: GrantFiled: September 15, 1998Date of Patent: January 13, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Robert Dawson
-
Publication number: 20040000719Abstract: A semiconductor apparatus includes an under layer, a first insulating layer and a first conductive portion. The under layer is formed above a substrate. The first insulating layer is formed on the under layer. The first conductive portion is formed in a first concave portion which passes through the first insulating layer to the under layer. The first conductive portion includes a first barrier metal layer and a first metal portion. The first barrier metal layer is formed on a side wall and a bottom surface of the first concave portion. The first metal portion is formed on the first barrier metal layer such that the rest of the first concave portion is filled with the first metal portion. The first metal portion includes a first alloy including copper and aluminium.Type: ApplicationFiled: June 27, 2003Publication date: January 1, 2004Applicant: NEC Electronics CorporationInventors: Yoshihisa Matsubara, Masahiro Komuro, Manabu Iguchi, Takahiro Onodera, Norio Okada
-
Publication number: 20030227091Abstract: A method of forming a conductive interconnect, preferably a copper interconnect, comprising a metal cap formed thereover. The metal cap is preferably comprises silver, gold, cobalt, nickel-tungsten, cobalt-tungsten, silver-tungsten or nickel. The conductive interconnect is fabricated by forming a substrate having a trench formed therein, forming a barrier layer over the substrate and within the trench, forming a conductive layer over the barrier layer and within the trench, planarizing the conductive layer to an upper surface of the barrier layer, recessing the conductive layer below an upper surface of the barrier layer, and forming a metal layer over the conductive layer via electroplating.Type: ApplicationFiled: June 6, 2002Publication date: December 11, 2003Inventors: Nishant Sinha, Dinesh Chopra
-
Patent number: 6661091Abstract: A semiconductor device comprises a die pad having an opening, a semiconductor chip located in the opening and another semiconductor chip. The semiconductor chip has a terminal surface and a non-terminal surface positioned opposite to the terminal surface. The semiconductor chip has a non-terminal surface facing the non-terminal surface and the die pad and a terminal surface positioned opposite to the non-terminal surface. Thus provided is a semiconductor device having a high degree of freedom in design mounted with semiconductor chips in high density.Type: GrantFiled: November 19, 2002Date of Patent: December 9, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Koji Bando
-
Patent number: 6657303Abstract: An integrated circuit and manufacturing method therefor is provided having a semiconductor substrate with a semiconductor device. A device dielectric layer formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has an opening formed therein. A barrier layer lines the channel opening. A conductor core fills the opening over the barrier layer. A cerium-conductor interconnect cap is disposed over the conductor core with a capping layer over the dielectric layer and the cerium-conductor interconnect cap.Type: GrantFiled: December 12, 2001Date of Patent: December 2, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Pin-Chin Connie Wang, Steven C. Avanzino
-
Patent number: 6653738Abstract: The semiconductor device has a backside electrode disposed on a backside of the semiconductor substrate and including multiple layers of metal. The backside electrode includes, on the semiconductor substrate, a first layer of aluminum, a second layer of barrier metal, a third layer of nickel, a fourth layer of silver and a fifth layer of gold which are disposed in this order.Type: GrantFiled: June 28, 2002Date of Patent: November 25, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kiyohiro Uchida, Keisuke Tsutsumi
-
Publication number: 20030214046Abstract: Embodiments of methods of fabricating protected contact plugs include forming an electrically insulating layer having a contact hole therein, on a semiconductor substrate and then forming an electrically conductive lower barrier layer that lines at least an upper portion of a sidewall of the contact hole. This lower barrier layer may comprise titanium nitride (TiN). A step is also performed to form an electrically conductive contact plug that extends in the contact hole, is electrically coupled to the lower barrier layer and protrudes above the electrically insulating layer. The contact plug may comprise tungsten (W). An electrically conductive upper barrier layer is then formed that extends on a protruded upper surface of the contact plug and on a surface of the lower barrier layer.Type: ApplicationFiled: June 18, 2003Publication date: November 20, 2003Inventors: Kyu-Hyun Lee, Yoon-Soon Chun
-
Patent number: 6646351Abstract: A semiconductor device comprises a semiconductor substrate, an interlayer insulating layer formed above the semiconductor substrate, a first metal interconnection embedded in the interlayer insulating layer with a surface thereof exposed to the same plane as a surface of the interlayer insulating layer, a diffusion preventive layer formed on at least the first metal interconnection to prevent diffusion of a metal included in the first metal interconnection, a nitrogen-doped silicon oxide layer formed on the diffusion preventive layer, a fluorine-doped silicon oxide layer formed on the nitrogen-doped silicon oxide layer, and a second metal interconnection embedded in the fluorine-doped silicon oxide layer with a surface thereof exposed to the same plane as a surface of the fluorine-doped silicon oxide layer, and electrically connected to the first metal interconnection.Type: GrantFiled: July 25, 2002Date of Patent: November 11, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Kei Watanabe, Yukio Nishiyama
-
Patent number: 6645789Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: GrantFiled: September 18, 2002Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Patent number: 6642604Abstract: A resistor layer (5) is formed on an isolation insulating film (4) selectively formed in a major surface (1S) of a semiconductor substrate (1). An interlayer insulation film (7) covering the resistor layer (5) has first and second plugs (9, 19) buried therein in the form of buried interconnections. The first and second plugs (9, 19) provide connection not only between an end portion of the resistor layer (5) and first and second interconnection layers (8, 18) but also between the end portion of the resistor layer (5) and the major surface (1S) of the semiconductor substrate (1).Type: GrantFiled: August 1, 2002Date of Patent: November 4, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yasuo Yamaguchi
-
Patent number: 6639261Abstract: An imaging device formed as a CMOS semiconductor integrated circuit includes a doped polysilicon contact line between the floating diffusion region and the gate of a source follower output transistor. The doped polysilicon contact line in the CMOS imager decreases leakage from the diffusion region into the substrate which may occur with other techniques for interconnecting the diffusion region with the source follower transistor gate. Additionally, the CMOS imager having a doped polysilicon contact between the floating diffusion region and the source follower transistor gate allows the source follower transistor to be placed closer to the floating diffusion region, thereby allowing a greater photo detection region in the same sized imager circuit.Type: GrantFiled: December 8, 1998Date of Patent: October 28, 2003Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 6633085Abstract: A metal interconnect structure and method of making the same implants ions of an alloy elements into a copper line through a via. Then ion implantation of the alloy elements in the copper line through the via provides improved electromigration properties at the copper line at a critical electromigration failure site, without attempting to provide alloy elements throughout the entire copper line.Type: GrantFiled: June 20, 2001Date of Patent: October 14, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Larry Zhao, Donggang David Wu
-
Patent number: 6630741Abstract: A method of reducing electromigration in a graded reduced-oxygen dual-inlaid copper interconnect line by filling a via with a graded Cu-rich Cu—Zn alloy fill electroplated on a Cu surface using a stable chemical solution, and by controlling and ordering the Zn-doping thereof, which also improves interconnect reliability and corrosion resistance, and a semiconductor device thereby formed. The method involves using a graded reduced-oxygen Cu—Zn alloy as fill for the via in forming the dual-inlaid interconnect structure. The graded alloy fill is formed by electroplating, while varying electroplating parameters, the Cu surface in a unique chemical solution containing salts of Zn and Cu, their complexing agents, a pH adjuster, and surfactants, thereby electroplating the graded fill on the Cu surface; and annealing the electroplated graded Cu—Zn alloy fill; and planarizing the Cu—Zn alloy fill, thereby forming the graded reduced-oxygen dual-inlaid copper interconnect line.Type: GrantFiled: December 7, 2001Date of Patent: October 7, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Sergey Lopatin, Paul L. King, Joffre F. Bernard
-
Publication number: 20030183940Abstract: Provided are a semiconductor device comprising a semiconductor substrate, a first insulating film formed thereover, interconnects formed over the first insulating film and having copper as a main component, a second insulating film formed over the upper surface and side surfaces of each of the interconnects and over the first insulating film and having a function of suppressing or preventing copper diffusion, and a third insulating film formed over the second insulating film and having a dielectric constant lower than that of the second insulating film; and a method of manufacturing the semiconductor device. This invention makes it possible to improve dielectric breakdown strength between copper interconnects and reduce capacitance between the copper interconnects.Type: ApplicationFiled: March 14, 2003Publication date: October 2, 2003Inventors: Junji Noguchi, Tsuyoshi Fujiwara
-
Patent number: 6621165Abstract: A semiconductor device having contaminant-reduced calcium-copper (Ca—Cu) alloy surfaces formed on Cu interconnects fabricated by cost-effectively removing the contaminant layer.Type: GrantFiled: May 23, 2002Date of Patent: September 16, 2003Inventors: Sergey Lopatin, Paul L. King, Joffre F. Bernard
-
Patent number: 6614082Abstract: An integrated circuit has a multi-layer stack such as a gate stack or a digit line stack disposed on a layer comprising silicon. A conductive film is formed on the transition metal boride layer. A process for fabricating such devices can include forming the conductive film using a vapor deposition process with a reaction gas comprising fluorine. In the case of a gate stack, the transition metal boride layer can help reduce or eliminate the diffusion of fluorine atoms from the conductive film into a gate dielectric layer. Similarly, in the case of digit line stacks as well as gate stacks, the transition metal boride layer can reduce the diffusion of silicon from the polysilicon layer into the conductive film to help maintain a low resistance for the conductive film.Type: GrantFiled: January 29, 1999Date of Patent: September 2, 2003Assignee: Micron Technology, Inc.Inventors: Scott J. DeBoer, Husam N. Al-Shareef
-
Publication number: 20030160333Abstract: A semiconductor device includes a first metal interconnection layer on a semiconductor substrate, an intermetal dielectric layer on the first metal interconnection layer and a second metal interconnection layer formed on the intermetal dielectric layer. A contact stud electrically connects the first and second metal interconnection layers through the intermetal dielectric layer, and includes a titanium/aluminum (TiAlx) core extending from the first metal interconnection layer toward the second metal interconnection layer. In method embodiments, a portion of an insulating layer of a semiconductor substrate is removed to form a hole that exposes an underlying conductive layer. A glue layer, e.g., a titanium (Ti) layer, is formed on bottom and sidewalls of the hole. A Ti seed layer is formed on the glue layer in the hole. An aluminum-containing layer is formed on the Ti seed layer. The substrate is thermally treated to form a contact stud including a TiAlx core.Type: ApplicationFiled: February 19, 2003Publication date: August 28, 2003Inventors: Hyun-Young Kim, In-Sun Park, Hyeon-Deok Lee
-
Patent number: 6605551Abstract: Embodiments of the present invention include forming a thin, conformal, high-integrity dielectric coating between conductive layers in a via-in-via structure in an organic substrate, using an electrocoating process to reduce loop inductance between the conductive layers. The dielectric coating is formed using a high dielectric constant material such as an organic polymer or an organic polymer mixture. Embodiments of the present invention also include forming a thin, dielectric coating between conductive layers on a substantially planar substrate material and providing an embedded capacitor to reduce loop inductance.Type: GrantFiled: December 8, 2000Date of Patent: August 12, 2003Assignee: Intel CorporationInventors: Paul H. Wermer, Brian Kaiser
-
Patent number: 6599835Abstract: An integrated circuit test system and method therefor is provided having a semiconductor substrate with an electrical ground and a source of electrical potential. A dielectric layer with first and second openings is formed on the semiconductor substrate. First and second barrier layers are deposited on the dielectric layer to line the openings. A first conductor core is deposited over the first barrier layer to fill the first opening and is connected to a source of electrical potential. A second conductor core is deposited over the second barrier layer to fill the second opening and is connected to the electrical ground. A current measuring device is provided to measure leakage current flow between the first and second conductor cores.Type: GrantFiled: July 13, 2001Date of Patent: July 29, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Amit P. Marathe, Christy Mei-Chu Woo
-
Patent number: 6600174Abstract: A corrosion-resistant conductive layer (TiW layer) formed of a corrosion-resistant material is formed to extend from a bonding pad portion to an interconnection portion of a light receiving element. A semiconductor laser device according to the present invention includes the light receiving element.Type: GrantFiled: January 11, 2001Date of Patent: July 29, 2003Assignee: Sharp Kabushiki KaishaInventors: Isamu Ohkubo, Kazuhiro Natsuaki, Naoki Fukunaga, Masaru Kubo
-
Patent number: 6593653Abstract: A silicon carbon nitride (SiCN) layer is provided which has a low leakage current and is effective in preventing the migration or diffusion of metal or copper atoms through the SiCN layer. The SiCN layer can be used as a diffusion barrier between a metal portion (such as a copper line or via) and an insulating dielectric to prevent metal atom diffusion into the dielectric. The SiCN layer can also be used as an etchstop or passivation layer. The SiCN layer can be applied in a variety ways, including PECVD (e.g., using SiH4, CH4, and NH3) and HDP CVD (e.g.Type: GrantFiled: September 30, 1999Date of Patent: July 15, 2003Assignee: Novellus Systems, Inc.Inventors: Srinivasan Sundararajan, Mayur Trivedi
-
Patent number: 6593657Abstract: A method of making a contact plug and a metallization line structure is disclosed in which a substrate is provided with at least one contact hole within an insulation layer situated on a semiconductor substrate of a semiconductor wafer. A first metal layer is deposited upon the semiconductor wafer within the contact hole. A planarizing step isolates the first metal layer within the insulation layer in the form of a contact plug within the contact hole. A second metal layer is then deposited upon the semiconductor wafer over and upon the contact plug. Metallization lines are patterned and etched from the second metal layer. The contact hole may also be lined with a refractory metal nitride layer, with a refractory metal silicide interface being formed at the bottom of the contact hole as an interface between the contact plug and a silicon layer on the semiconductor substrate.Type: GrantFiled: March 3, 1997Date of Patent: July 15, 2003Assignee: Micron Technology, Inc.Inventors: Richard L. Elliott, Guy F. Hudson
-
Patent number: 6586837Abstract: A sputtering target comprising a main component having magnetic properties and consisting of a metal or an alloy, and a sub-component comprising at least one component selected from the group consisting of a nonmagnetic metal and a semiconductor. The main component may be a metal selected from the group consisting of Co, Ni and Fe or may be an alloy of at least two metals selected from the group consisting of Co, Ni and Fe. The sub-component may comprise at least one nonmagnetic metal selected from the group consisting of Ti, Zr, Hf, V, Nb, Ta, Cr, Sn and Pb, or may comprise at least one semiconductor selected from the group consisting of Si and Ge, or may be a mixture of the at least one nonmagnetic metal and the at least one semiconductor.Type: GrantFiled: January 28, 2000Date of Patent: July 1, 2003Assignee: Kabushiki Kaisha ToshibaInventor: Kyoichi Suguro
-
Publication number: 20030116849Abstract: A sputter target is made of a Ti—Al alloy containing Al in the range of 1 to 30 atm %. In the Ti—Al alloy constituting the sputter target, Al exists in at least one of a solid solution state in Ti and a state in which Al forms an intermetallic compound with Ti, and variation in Al content in the entire target is limited within 10%. Furthermore, an average crystal grain diameter of the Ti—Al alloy is 500 &mgr;m or less, and variation in crystal grain diameter in the entire target is limited within 30%. A Ti—Al—N film as a barrier film is formed by using the sputter target made of the Ti—Al alloy as described above. An electronic component includes a barrier film formed on a semiconductor substrate.Type: ApplicationFiled: October 21, 2002Publication date: June 26, 2003Inventors: Yukinobu Suzuki, Takashi Ishigami, Yasuo Kohsaka, Naomi Fujioka, Takashi Watanabe, Koichi Watanabe, Kenya Sano