Via (interconnection Hole) Shape Patents (Class 257/774)
-
Patent number: 11088103Abstract: A patch structure of an integrated circuit package comprises a core having a first side facing downwards and a second side facing upwards. A first solder resist (SR) layer is formed on the first side of the core, wherein the first SR layer comprises a first layer interconnect (FLI) and has a first set of one or more microbumps thereon to bond to one or more logic die. A second solder resist (SR) layer is formed on the second side of the core, wherein the second SR layer has a second set of one or more microbumps thereon to bond with a substrate. One or more bridge dies includes a respective sets of bumps, wherein the one or more bridge dies is disposed flipped over within the core such that the respective sets of bumps face downward and connect to the first set of one or more microbumps in the FLI.Type: GrantFiled: January 12, 2018Date of Patent: August 10, 2021Assignee: Intel CorporationInventors: Changhua Liu, Xiaoying Guo, Aleksandar Aleksov, Steve S. Cho, Leonel Arana, Robert May, Gang Duan
-
Patent number: 11088148Abstract: A volatile memory device can include a bit line structure having a vertical side wall. A lower spacer can be on a lower portion of the vertical side wall, where the lower spacer can be defined by a first thickness from the vertical side wall to an outer side wall of the lower spacer. An upper spacer can be on an upper portion of the vertical side wall above the lower portion, where the upper spacer can be defined by a second thickness that is less than the first thickness, the upper spacer exposing an uppermost portion of the outer side wall of the lower spacer.Type: GrantFiled: July 12, 2019Date of Patent: August 10, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Daeik Kim, Semyeong Jang, Jemin Park, Yoosang Hwang
-
Patent number: 11081385Abstract: The present disclosure relates to a radio frequency (RF) device including a device substrate, a thinned device die with a device region over the device substrate, a first mold compound, and a second mold compound. The device region includes an isolation portion, a back-end-of-line (BEOL) portion, and a front-end-of-line (FEOL) portion with a contact layer and an active section. The contact layer resides over the BEOL portion, the active section resides over the contact layer, and the isolation portion resides over the contact layer to encapsulate the active section. The first mold compound resides over the device substrate, surrounds the thinned device die, and extends vertically beyond the thinned device die to define an opening over the thinned device die and within the first mold compound. The second mold compound fills the opening and directly connects the isolation portion of the thinned device die.Type: GrantFiled: April 22, 2019Date of Patent: August 3, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Michael Carroll
-
Patent number: 11081416Abstract: A component carrier including a stack of at least one electrically conductive layer structure and at least one electrically insulating layer structure, a component embedded in the stack, and a sealing structure sealing at least part of the component with regard to material of the stack, wherein the sealing structure is configured for reducing stress between the component and the stack.Type: GrantFiled: November 7, 2018Date of Patent: August 3, 2021Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventors: Abderrazzaq Ifis, Wolfgang Schrittwieser, Christian Vockenberger
-
Patent number: 11081435Abstract: This disclosure provides a package substrate, a flip-chip package circuit, and their fabrication methods. The package substrate includes: a first wiring layer having a first dielectric material layer and a first metal wire protruding from the first dielectric material layer; a conductive pillar layer formed on the first wiring layer and including a molding compound layer, a second dielectric material layer formed on the molding compound layer, and a metal pillar connected to the first metal wire; a second wiring layer formed on the conductive pillar layer and including a second metal wire connected to the metal pillar; and a protection layer formed on the second wiring layer.Type: GrantFiled: January 3, 2018Date of Patent: August 3, 2021Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Che-Wei Hsu, Shih-Ping Hsu
-
Patent number: 11081565Abstract: Systems, apparatuses, and methods relating to memory devices and packaging are described. A device, such as a dual inline memory module (DIMM) or other electronic device package, may include a substrate with a layer of graphene configured to conduct thermal energy (e.g., heat) away from components mounted or affixed to the substrate. In some examples, a DIMM includes an uppermost or top layer of graphene that is exposed to the air and configured to allow connection of memory devices (e.g., DRAMs) to be soldered to the conducting pads of the substrate. The graphene may be in contact with parts of the memory device other than the electrical connections with the conducting pads and may thus be configured as a heat sink for the device. Other thin, conductive layers of may be used in addition to or as an alternative to graphene. Graphene may be complementary to other heat sink mechanisms.Type: GrantFiled: August 2, 2019Date of Patent: August 3, 2021Assignee: Micron Technology, Inc.Inventors: Chan H. Yoo, George E. Pax, Yogesh Sharma, Gregory A. King, Thomas H. Kinsley, Randon K. Richards
-
Patent number: 11075136Abstract: A method of transferring heat in a package includes conducting heat from a first device to a second device by a low thermal resistance substrate path in a chip layer of the package, conducting heat from an integrated circuit (IC) to a first package layer of the package, conducting heat from the first package layer of the package to at least a first set of through-vias positioned in the chip layer, and conducting heat from the first set of through-vias to a surface of a second package layer opposite the chip layer. The first device and the second device is part of the IC chip. The first package layer is adjacent to the chip layer.Type: GrantFiled: February 7, 2020Date of Patent: July 27, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ying-Chih Hsu, Alan Roth, Chuei-Tang Wang, Chih-Yuan Chang, Eric Soenen, Chih-Lin Chen
-
Patent number: 11075161Abstract: An interconnect structure is provided. The interconnect structure includes a first metallization layer, an insulating layer and a second metallization layer. The first metallization layer includes, at an uppermost surface thereof, a first body formed of first dielectric material, first metallic elements and buffer elements formed of second dielectric material adjacent the first metallic elements. The insulating layer is disposed on the uppermost surface of the first metallization layer and defines apertures located at the first metallic elements and the corresponding buffer elements. The second metallization layer is disposed on the insulating layer and includes a second body formed of first dielectric material and second metallic elements located at the apertures and extending through the apertures to contact the corresponding first metallic elements and the corresponding buffer elements.Type: GrantFiled: June 13, 2019Date of Patent: July 27, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yann Mignot, Hsueh-Chung Chen, Junli Wang, Chi-Chun Liu, Mary Claire Silvestre
-
Patent number: 11075244Abstract: Implementations of image sensors may include: a first die including a plurality of detectors adapted to convert photons to electrons; a second die including a plurality of transistors, passive electrical components, or both transistors and passive electrical components; a third die including analog circuitry, logic circuitry, or analog and logic circuitry. The first die may be hybrid bonded to the second die, and the second die may be fusion bonded to the third die. The plurality of transistors, passive electrical components, or transistors and passive electrical components of the second die may be adapted to enable operation of the plurality of detectors of the first die. The analog circuitry, logic circuitry, and analog circuitry and logical circuitry may be adapted to perform signal routing.Type: GrantFiled: March 15, 2019Date of Patent: July 27, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Swarnal Borthakur, Marc Sulfridge, Vladimir Korobov
-
Patent number: 11074952Abstract: A dual in-line memory module (DIMM) includes memory devices arranged to be accessed via at least one memory channel. The DIMM further includes an array of surface contact connections each configured to be engaged with an associated contact element of a z-axis compression connector. The array of surface contact connections are arranged to conduct signals for the memory channels.Type: GrantFiled: July 20, 2020Date of Patent: July 27, 2021Assignee: Dell Products L.P.Inventors: Arnold Thomas Schnell, Joseph Daniel Mallory
-
Patent number: 11069609Abstract: Techniques are disclosed for forming vias for integrated circuit structures. During an additive via formation process, a dielectric material is deposited, an etch stop layer is deposited, a checkerboard pattern is deposited on the etch stop layer, regions in the checkerboard pattern are removed where it is desired to have vias, openings are etched in the dielectric material through the removed regions, and the openings are filled with a first via material. This is then repeated for a second via material. During the subtractive via formation process, a first via material is deposited, an etch stop layer is deposited, a checkerboard pattern is deposited on the etch stop layer, regions in the checkerboard pattern are removed where it is not desired to have vias, openings are etched in the first via material through the removed regions. This is then repeated for a second via material.Type: GrantFiled: November 3, 2017Date of Patent: July 20, 2021Assignee: Intel CorporationInventors: Sasikanth Manipatruni, Jasmeet S. Chawla, Chia-Ching Lin, Dmitri E. Nikonov, Ian A. Young, Robert L. Bristol
-
Patent number: 11069573Abstract: An embodiment is a package including a first package component. The first package component including a first die attached to a first side of a first interconnect structure, a molding material surrounding the first die, and a second interconnect structure over the molding material and the first die, a first side of the second interconnect structure coupled to the first die with first electrical connectors. The first package component further includes a plurality of through molding vias (TMVs) extending through the molding material, the plurality of TMVs coupling the first interconnect structure to the second interconnect structure, and a second die attached to a second side of the second interconnect structure with second electrical connectors, the second side of the second interconnect structure being opposite the first side of the second interconnect structure.Type: GrantFiled: January 15, 2018Date of Patent: July 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Kuo-Chung Yee, Mirng-Ji Lii, Chien-Hsun Lee, Jiun Yi Wu
-
Patent number: 11069656Abstract: A method includes forming a first plurality of redistribution lines, forming a first metal post over and electrically connected to the first plurality of redistribution lines, and bonding a first device die to the first plurality of redistribution lines. The first metal post and the first device die are encapsulated in a first encapsulating material. The first encapsulating material is then planarized. The method further includes forming a second metal post over and electrically connected to the first metal post, attaching a second device die to the first encapsulating material through an adhesive film, encapsulating the second metal post and the second device die in a second encapsulating material, planarizing the second encapsulating material, and forming a second plurality of redistributions over and electrically coupling to the second metal post and the second device die.Type: GrantFiled: December 20, 2019Date of Patent: July 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jui-Pin Hung, Feng-Cheng Hsu, Shin-Puu Jeng
-
Patent number: 11069661Abstract: An electronic package is formed by arranging two encapsulating portions of different materials between a plurality of electronic components stacked to each other to adjust a stress distribution of the electronic package, so that the degree of warpage of the electronic package can be optimally controlled.Type: GrantFiled: June 23, 2020Date of Patent: July 20, 2021Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Wei-Jhen Chen, Yu-Lung Huang, Chee-Key Chung, Chang-Fu Lin, Yuan-Hung Hsu
-
Patent number: 11069776Abstract: Disclosed is a semiconductor device including a first active pattern that extends in a first direction on an active region of a substrate, a first source/drain pattern in a recess on an upper portion of the first active pattern, a gate electrode that runs across a first channel pattern on the upper portion of the first active pattern and extends in a second direction intersecting the first direction, and an active contact electrically connected to the first source/drain pattern.Type: GrantFiled: February 13, 2020Date of Patent: July 20, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sanggil Lee, Namkyu Cho, Seokhoon Kim, Kang Hun Moon, Hyun-Kwan Yu, Sihyung Lee
-
Patent number: 11069614Abstract: A semiconductor structure includes a die, a molding surrounding the die, a first dielectric layer disposed over the die and the molding, and a second dielectric layer disposed between the first dielectric layer and the die, and between the first dielectric layer and the molding. A material content ratio in the first dielectric layer is substantially greater than that in the second dielectric layer. In some embodiments, the material content ratio substantially inversely affects a mechanical strength of the first dielectric layer and the second dielectric layer.Type: GrantFiled: May 8, 2020Date of Patent: July 20, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Hsi-Kuei Cheng, Chih-Kang Han, Ching-Fu Chang, Hsin-Chieh Huang
-
Patent number: 11071206Abstract: A processor substrate includes: an electrically insulating material having a first main side and a second main side opposite the first main side; a plurality of electrically conductive structures embedded in the electrically insulating material and configured to provide an electrical interface for a processor at the first main side of the electrically insulating material and to provide electrical connections from the electrical interface to the second main side of the electrically insulating material; and a power device module embedded in the electrically insulating material and configured to convert a voltage provided at the second main side of the electrically insulating material and which exceeds a voltage limit of the processor substrate to a voltage that is within an operating range of the processor and below the voltage limit of the processor substrate. An electronic system that includes the processor substrate is also described.Type: GrantFiled: October 17, 2019Date of Patent: July 20, 2021Assignee: Infineon Technologies Austria AGInventor: Danny Clavette
-
Patent number: 11069689Abstract: A manufacturing method of a semiconductor memory device includes the following steps. A contact hole is formed on a memory cell region of a semiconductor substrate and exposes a part of the semiconductor substrate. A dielectric layer is formed on the semiconductor substrate. A first trench penetrating the dielectric layer is formed on a memory cell region of the semiconductor substrate. A second trench penetrating the dielectric layer is formed on the peripheral region. A metal conductive layer is formed. The first trench and the second trench are filled with the metal conductive layer for forming a bit line metal structure in the first trench and a first metal gate structure in the second trench. A contact structure is formed in the contact hole, and the contact structure is located between the bit line metal structure and the semiconductor substrate.Type: GrantFiled: February 13, 2020Date of Patent: July 20, 2021Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Li-Wei Feng, Yu-Cheng Tung
-
Patent number: 11069698Abstract: A three-dimensional semiconductor memory device may include a first stack block including first stacks arranged in a first direction on a substrate, a second stack block including second stacks arranged in the first direction on the substrate, and a separation structure provided on the substrate between the first stack block and the second stack block. The separation structure may include first mold layers and second mold layers, which are stacked in a vertical direction perpendicular to a top surface of the substrate.Type: GrantFiled: April 30, 2019Date of Patent: July 20, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Junhyoung Kim, Kwang-Soo Kim, Geunwon Lim, Jisung Cheon
-
Patent number: 11069703Abstract: A memory die including a three-dimensional array of memory elements and a logic die including a peripheral circuitry that support operation of the three-dimensional array of memory elements can be bonded by die-to-die bonding to provide a bonded assembly. External bonding pads for the bonded assembly can be provided by forming recess regions through the memory die or through the logic die to physically expose metal interconnect structures within interconnect-level dielectric layers. The external bonding pads can include, or can be formed upon, a physically exposed subset of the metal interconnect structures. Alternatively or additionally, laterally-insulated external connection via structures can be formed through the bonded assembly to multiple levels of the metal interconnect structures. Further, through-dielectric external connection via structures extending through a stepped dielectric material portion of the memory die can be physically exposed, and external bonding pads can be formed thereupon.Type: GrantFiled: March 4, 2019Date of Patent: July 20, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Akio Nishida, Mitsuteru Mushiga, Zhixin Cui
-
Patent number: 11069616Abstract: A semiconductor device includes a first level having a plurality of transistor devices, and a first wiring level positioned over the first level. The first wiring level includes a plurality of conductive lines extending parallel to the first level, and one or more programmable horizontal bridges extending parallel to the first level. Each of the one or more programmable horizontal bridges electrically connects two respective conductive lines of the plurality of conductive lines in the first wiring level. The one or more programmable horizontal bridges include a programmable material having a modifiable resistivity in that the one or more programmable horizontal bridges change between being conductive and being non-conductive.Type: GrantFiled: August 8, 2019Date of Patent: July 20, 2021Assignee: Tokyo Electron LimitedInventors: H. Jim Fulford, Mark I. Gardner, Anton J. deVilliers
-
Patent number: 11063050Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a substrate, a plurality of plugs positioned above the substrate, a plurality of air gaps positioned adjacent to the plurality of plugs, and a plurality of capacitor structures positioned above the substrate.Type: GrantFiled: September 25, 2019Date of Patent: July 13, 2021Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chun-Cheng Liao
-
Patent number: 11063029Abstract: An optoelectronic device includes an optical integrated circuit having a first surface and a second surface opposite the first surface. The optical integrated circuit has an optical zone of the first surface of the optical integrated circuit. The device includes an electrically insulating material disposed over the optical integrated circuit, where he electrically insulating material partially covers the first surface so as to expose the optical zone.Type: GrantFiled: May 6, 2019Date of Patent: July 13, 2021Assignee: STMICROELECTRONICS S.R.L.Inventor: Mark Andrew Shaw
-
Patent number: 11064615Abstract: A microelectronic device includes a die less than 300 microns thick, and an interface tile. Die attach leads on the interface tile are electrically coupled to die terminals on the die through interface bonds. The microelectronic device includes an interposer between the die and the interface tile. Lateral perimeters of the die, the interposer, and the interface tile are aligned with each other. The microelectronic device may be formed by forming the interface bonds and an interposer layer, while the die is part of a wafer and the interface tile is part of an interface lamina. Kerfs are formed through the interface lamina, through the interposer, and partway through the wafer, around a lateral perimeter of the die. Material is subsequently removed at a back surface of the die to the kerfs, so that a thickness of the die is less than 300 microns.Type: GrantFiled: September 30, 2019Date of Patent: July 13, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Sreenivasan K Koduri
-
Patent number: 11062999Abstract: A semiconductor package includes a core structure having a first through-hole and including a frame having an opening, a passive component disposed in the opening, a first encapsulant covering the frame and the passive component, a first metal layer disposed on an inner surface of the first through-hole, and a second metal layer disposed on an inner surface of the opening; a first semiconductor chip disposed in the first through-hole and having a first connection pad; a second encapsulant covering the core structure and the first semiconductor chip; a connection structure disposed on the core structure and the first semiconductor chip and including a redistribution layer; and a metal pattern layer disposed on the second encapsulant. The first and second metal layers are connected to the metal pattern layer through first and second metal vias having heights different from each other.Type: GrantFiled: September 13, 2019Date of Patent: July 13, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong Koon Lee, Myung Sam Kang, Young Gwan Ko, Young Chan Ko, Chang Bae Lee
-
Patent number: 11056793Abstract: Disclosed herein is an antenna module that includes a circuit layer having a filter circuit, an antenna layer having a radiation conductor, a wiring layer having a connection wiring, a first ground pattern provided on a surface of the circuit layer, a second ground pattern provided between the circuit layer and the wiring layer, a third ground pattern provided between the wiring layer and the antenna layer, and a signal terminal provided on the surface of the circuit layer where the first ground pattern is cut away. The clearance region is located so as not to overlap the filter circuit as viewed in a lamination direction. The signal terminal is connected to the filter circuit through a pillar conductor penetrating the circuit layer and the connection wiring. The radiation conductor receives power through a feed pattern connected to the filter circuit.Type: GrantFiled: November 19, 2019Date of Patent: July 6, 2021Assignee: TDK CORPORATIONInventors: Yasuyuki Hara, Yuta Ashida
-
Patent number: 11049801Abstract: A semiconductor package substrate includes an encapsulated interconnect on a land side of the substrate. The encapsulated interconnect includes an integral metallic structure that has a smaller contact end against the semiconductor package substrate, and a larger contact end for board mounting.Type: GrantFiled: February 19, 2019Date of Patent: June 29, 2021Assignee: Intel CorporationInventors: Bok Eng Cheah, Jackson Chung Peng Kong, Kooi Chi Ooi, Yang Liang Poh
-
Patent number: 11043419Abstract: A semiconductor device according to an embodiment comprises a semiconductor substrate having a through hole from a first face to a second face on an opposite side to the first face. A metal part is provided inside the through hole. A stacked film is provided between the metal part and an inner side surface of the through hole, and comprises a plurality of different material films of two or more types having a relative permittivity equal to or lower than 6.5.Type: GrantFiled: March 6, 2019Date of Patent: June 22, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventor: Ippei Kume
-
Patent number: 11043470Abstract: Examples described herein provide for an isolation design for an inductor of a stacked integrated circuit device. An example is a multi-chip device comprising a chip stack comprising: a plurality of chips, neighboring pairs of the plurality of chips being bonded together, each chip comprising a semiconductor substrate, and a front side dielectric layer on a front side of the semiconductor substrate; an inductor disposed in a backside dielectric layer of a first chip of the plurality of chips, the backside dielectric layer being on a backside of the semiconductor substrate of the first chip opposite from the front side of the semiconductor substrate of the first chip; and an isolation wall extending from the backside dielectric layer of the first chip to the front side dielectric layer, the isolation wall comprising a through substrate via of the first chip, the isolation wall being disposed around the inductor.Type: GrantFiled: November 25, 2019Date of Patent: June 22, 2021Assignee: XILINX, INC.Inventors: Jing Jing, Shuxian Wu, Xin X. Wu, Yohan Frans
-
Patent number: 11043469Abstract: A method of forming a three dimensional semiconductor structure includes: forming a through dielectric via extending on a first surface of a first interlayer dielectric layer of a first device; bonding the first device and a second device by the first surface and a second surface of the second device such that a through silicon contact pad on the second surface covers the through dielectric via; performing an etching process on a back side of a first substrate of the first device opposite to the first interlayer dielectric layer to simultaneously form a first via hole and a second via hole and exposing the second via hole through the through silicon contact pad; and forming a first via plug to fill the first via hole, and a second via plug to fill the second via hole and the through dielectric via.Type: GrantFiled: February 19, 2020Date of Patent: June 22, 2021Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Shing-Yih Shih
-
Patent number: 11043531Abstract: The present disclosure provides a semiconductor structure having a memory region. The semiconductor structure includes an Nth metal layer in a memory region and a periphery region, the periphery region spanning a wider area than the memory region, a plurality of magnetic tunneling junctions (MTJs) over the Nth metal layer, the plurality of MTJs having at least one of mixed pitches and mixed sizes, a top electrode via over each of the plurality of MTJs; and an (N+M)th metal layer over the plurality of MTJs. A method for manufacturing the semiconductor structure is also disclosed.Type: GrantFiled: November 20, 2019Date of Patent: June 22, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Alexander Kalnitsky, Sheng-Huang Huang, Harry-Hak-Lay Chuang, Jiunyu Tsai, Hung Cho Wang
-
Patent number: 11037924Abstract: Semiconductor devices and methods of forming the same are provided. In one embodiments, the method includes providing a structure that includes a substrate, a first gate structure and a second gate structure over the substrate, a first source/drain (S/D) feature comprising silicon adjacent to the first gate structure, a second S/D feature comprising silicon germanium (SiGe) adjacent to the second gate structure; and one or more dielectric layers over sidewalls of the first and second gate structures and over the first and second S/D features. The method further includes etching the one or more dielectric layers to form openings exposing the first and second S/D features, forming a masking layer over the first S/D feature, implanting gallium (Ga) into the second S/D feature while the masking layer is over the first S/D feature, removing the masking layer; and etching the first and second S/D features with an oxygen-atom-containing etchant.Type: GrantFiled: January 10, 2018Date of Patent: June 15, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shao-Ming Koh, Chen-Ming Lee, Fu-Kai Yang, Mei-Yun Wang
-
Patent number: 11037909Abstract: A device comprises a first chip comprising a first connection pad embedded in a first dielectric layer and a first bonding pad embedded in the first dielectric layer, wherein the first bonding pad comprises a first portion and a second portion, the second portion being in contact with the first connection pad and a second chip comprising a second bonding pad embedded in a second dielectric layer of the second chip, wherein the first chip and the second chip are face-to-face bonded together through the first bonding pad the second bonding pad.Type: GrantFiled: November 11, 2019Date of Patent: June 15, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Szu-Ying Chen, Meng-Hsun Wan, Dun-Nian Yaung
-
Patent number: 11037802Abstract: Integrated circuit (IC) package substrates having high density interconnects with a sputter seed layer containing a copper alloy, as well as related structures, devices, and methods, are disclosed herein. For example, in some embodiments, a package substrate may include a first dielectric layer, a sputter seed layer disposed on the first dielectric layer, wherein the seed layer includes a copper alloy, a patterned conductive layer disposed on the seed layer, and a second dielectric layer over the patterned conductive layer.Type: GrantFiled: December 28, 2016Date of Patent: June 15, 2021Assignee: Intel CorporationInventors: Robert Alan May, Kristof Kuwawi Darmawikarta, Sri Ranga Sai Boyapati, Sandeep Gaan, Srinivas V. Pietambaram
-
Patent number: 11037823Abstract: Described herein is a technique capable of providing a semiconductor device having good characteristics. According to the technique described herein, there is provided a method of manufacturing a semiconductor device, including: (a) loading a substrate into a process chamber; and (b) forming a stacked etch stopper film by performing: (b-1) forming a first etch stopper film containing a first element and a second element by supplying a first element-containing gas and a second element-containing gas onto the substrate; and (b-2) forming a second etch stopper film containing the first element, the second element and a third element by supplying the first element-containing gas, the second element-containing gas and a third element-containing gas onto the first etch stopper film.Type: GrantFiled: April 27, 2018Date of Patent: June 15, 2021Assignee: KOKUSAI ELECTRIC CORPORATIONInventors: Tsuyoshi Takeda, Naofumi Ohashi, Toshiyuki Kikuchi
-
Patent number: 11031285Abstract: Representative implementations of techniques and devices are used to reduce or prevent conductive material diffusion into insulating or dielectric material of bonded substrates. Misaligned conductive structures can come into direct contact with a dielectric portion of the substrates due to overlap, especially while employing direct bonding techniques. A barrier interface that can inhibit the diffusion is disposed generally between the conductive material and the dielectric at the overlap.Type: GrantFiled: September 27, 2018Date of Patent: June 8, 2021Assignee: Invensas Bonding Technologies, Inc.Inventors: Rajesh Katkar, Cyprian Emeka Uzoh
-
Patent number: 11032911Abstract: A manufacturing method of an embedded component package structure includes the following steps: providing a carrier and forming a semi-cured first dielectric layer on the carrier, the semi-cured first dielectric layer having a first surface; providing a component on the semi-cured first dielectric layer, and respectively providing heat energies from a top and a bottom of the component to cure the semi-cured first dielectric layer; forming a second dielectric layer on the first dielectric layer to cover the component; and forming a patterned circuit layer on the second dielectric layer, the patterned circuit layer being electrically connected to the component.Type: GrantFiled: July 29, 2020Date of Patent: June 8, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chien-Fan Chen, Chien-Hao Wang
-
Patent number: 11031274Abstract: A semiconductor device package includes a carrier, a patterned passivation layer and a first patterned conductive layer. The patterned passivation layer is disposed on the carrier. The first patterned conductive layer is disposed on the carrier and surrounded by the patterned passivation layer. The first patterned conductive layer has a first portion and a second portion electrically disconnected from the first portion. The first portion has a first surface adjacent to the carrier and exposed by the patterned passivation layer. The second portion has a first surface adjacent to the carrier exposed by the patterned passivation layer. The first surface of the first portion is in direct contact with an insulation medium.Type: GrantFiled: September 20, 2019Date of Patent: June 8, 2021Inventors: Yu-Lin Shih, Chih-Cheng Lee
-
Patent number: 11031394Abstract: A 3D semiconductor device including: a first level, which includes a first layer, the first layer including first transistors, and where the first level includes a second layer, the second layer including first interconnections; a second level overlaying the first level, where the second level includes a third layer including second transistors, and where the second level includes a fourth layer, the fourth layer including second interconnections; a plurality of connection paths, where the paths provide connections from a plurality of the first transistors to a plurality of second transistors, where the second level is bonded to the first level, where the bonded includes oxide to oxide bond regions and metal to metal bond regions, where the second level includes at least one memory array, and where the third layer includes crystalline silicon; and a heat removal path from the first layer or the third layer to an external surface of the device.Type: GrantFiled: February 7, 2021Date of Patent: June 8, 2021Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist
-
Patent number: 11024605Abstract: In an embodiment, a device includes: a bottom integrated circuit die having a first front side and a first back side; a top integrated circuit die having a second front side and a second back side, the second back side being bonded to the first front side, the top integrated circuit die being free from through substrate vias (TSVs); a dielectric layer surrounding the top integrated circuit die, the dielectric layer being disposed on the first front side, the dielectric layer and the bottom integrated circuit die being laterally coterminous; and a through via extending through the dielectric layer, the through via being electrically coupled to the bottom integrated circuit die, surfaces of the through via, the dielectric layer, and the top integrated circuit die being planar.Type: GrantFiled: September 3, 2019Date of Patent: June 1, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Tzuan-Horng Liu, Chao-Wen Shih, Sung-Feng Yeh, Nien-Fang Wu
-
Patent number: 11024607Abstract: A method for making a semiconductor device includes forming rims on first and second dice. The rims extend laterally away from the first and second dice. The second die is stacked over the first die, and one or more vias are drilled through the rims after stacking. The semiconductor device includes redistribution layers extending over at least one of the respective first and second dice and the corresponding rims. The one or more vias extend through the corresponding rims, and the one or more vias are in communication with the first and second dice through the rims.Type: GrantFiled: April 20, 2020Date of Patent: June 1, 2021Assignee: Intel CorporationInventor: Junfeng Zhao
-
Patent number: 11018120Abstract: A semiconductor device package includes a first conductive structure, a stress buffering layer and a second conductive structure. The first conductive structure includes a substrate, at least one first electronic component embedded in the substrate, and a first circuit layer disposed on the substrate and electrically connected to the first electronic component. The first circuit layer includes a conductive wiring pattern. The stress buffering layer is disposed on the substrate. The conductive wiring pattern of the first circuit layer extends through the stress buffering layer. The second conductive structure is disposed on the stress buffering layer and the first circuit layer.Type: GrantFiled: June 6, 2019Date of Patent: May 25, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chien-Mei Huang, Shih-Yu Wang, I-Ting Lin, Wen Hung Huang, Yuh-Shan Su, Chih-Cheng Lee, Hsing Kuo Tien
-
Patent number: 11018083Abstract: A semiconductor package and a manufacturing method are provided. The semiconductor package includes a semiconductor die, a through via structure, a dipole structure and an encapsulant. The through via structure and the dipole structure are disposed aside the semiconductor die, and respectively includes an insulating core and a conductive layer. A front surface and a sidewall of the insulating core are covered by the conductive layer. The semiconductor die, the through via structure and the dipole structure are laterally encapsulated by the encapsulant. Surfaces of capping portions of the conductive layers covering the front surfaces of the insulating cores are substantially coplanar with a front surface of the encapsulant.Type: GrantFiled: July 17, 2019Date of Patent: May 25, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tuan-Yu Hung, Ching-Feng Yang, Hung-Jui Kuo, Kai-Chiang Wu, Ming-Che Ho
-
Patent number: 11011412Abstract: A semiconductor structure and a method for forming same are provided.Type: GrantFiled: August 30, 2019Date of Patent: May 18, 2021Assignees: Semiconductor Manufacturing (Shanghai) International Corporation, Semiconductor Manufacturing (Beijing) International CorporationInventors: Wei Shi, Youcun Hu, Xiamei Tang
-
Patent number: 11011470Abstract: Embodiments may relate to a microelectronic package that includes a substrate with an overmold material. The microelectronic package may include a die in the overmold material, and an inactive side of the die may be coupled with a face of the substrate. A through-mold via (TMV) may be present in the overmold material. The TMV may be communicatively coupled with the substrate, and an active side of the die may be communicatively coupled with the TMV by a trace in the overmold material. Other embodiments may be described or claimed.Type: GrantFiled: October 29, 2019Date of Patent: May 18, 2021Assignee: Intel CorporationInventors: Georgios Dogiamis, Aleksandar Aleksov, Feras Eid, Telesphor Kamgaing, Johanna M. Swan
-
Patent number: 11011501Abstract: A package structure including a first redistribution layer, a semiconductor die, through insulator vias, an insulating encapsulant and a second redistribution layer. The first redistribution layer includes a dielectric layer, a conductive layer, and connecting portions electrically connected to the conductive layer. The dielectric layer has first and second surfaces, the connecting portions has a first side, a second side, and sidewalls joining the first side to the second side. The first side of the connecting portions is exposed from and coplanar with the first surface of the dielectric layer. The semiconductor die is disposed on the second surface of the dielectric layer. The through insulator vias are connected to the conductive layer. The insulating encapsulant is disposed on the dielectric layer and encapsulating the semiconductor die and the through insulator vias. The second redistribution layer is disposed on the semiconductor die and over the insulating encapsulant.Type: GrantFiled: August 14, 2018Date of Patent: May 18, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsuan Tai, Hao-Yi Tsai, Yu-Chih Huang, Chia-Hung Liu, Ting-Ting Kuo, Ban-Li Wu, Ying-Cheng Tseng, Chi-Hui Lai
-
Patent number: 11011463Abstract: Dielectric helmet-based approaches for back end of line (BEOL) interconnect fabrication, and the resulting structures, are described. In an example, a semiconductor structure includes a substrate. A plurality of alternating first and second conductive line types is disposed along a same direction of a back end of line (BEOL) metallization layer disposed in an inter-layer dielectric (ILD) layer disposed above the substrate. A dielectric layer is disposed on an uppermost surface of the first conductive line types but not along sidewalls of the first conductive line types, and is disposed along sidewalls of the second conductive line types but not on an uppermost surface of the second conductive line types.Type: GrantFiled: July 1, 2016Date of Patent: May 18, 2021Assignee: Intel CorporationInventors: Kevin L. Lin, Richard E. Schenker, Jeffery D. Bielefeld, Rami Hourani, Manish Chandhok
-
Patent number: 11011482Abstract: A semiconductor package includes a semiconductor chip, an encapsulant, and an interconnection member. The semiconductor chip has connection pads. The encapsulant encapsulates a portion of the semiconductor chip. The interconnection member includes a first insulating layer disposed on the encapsulant and a portion of the semiconductor chip, a redistribution layer disposed on the first insulating layer, and a second insulating layer disposed on the first insulating layer and the redistribution layer. The redistribution layer is electrically connected to the connection pads of the semiconductor chip, and a thickness of the second insulating layer is greater than a thickness of the first insulating layer.Type: GrantFiled: June 30, 2020Date of Patent: May 18, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Doo Hwan Lee, Jong Rip Kim, Hyoung Joon Kim, Jin Yul Kim, Kyung Seob Oh
-
Patent number: 11011416Abstract: A semiconductor structure and a method for forming a semiconductor structure are provided.Type: GrantFiled: August 2, 2019Date of Patent: May 18, 2021Assignees: Semiconductor Manufacturing (Shanghai) International Corporation, Semiconductor Manufacturing (Beijing) International CorporationInventor: Jin Jisong
-
Patent number: 11004802Abstract: An integrated circuit chip includes a wide bandgap semiconductor substrate, a plurality of semiconductor electronic components disposed on the semiconductor substrate, an overlying insulating layer disposed on the plurality of semiconductor devices, and a crack barrier laterally displaced from all of the plurality of semiconductor components. The crack barrier is configured to prevent propagation of cracks in the overlying insulating layer. The crack barrier does not conductively connect to any of the plurality of semiconductor electronic components.Type: GrantFiled: October 12, 2018Date of Patent: May 11, 2021Assignee: United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: David J. Spry, Philip G. Neudeck