Varying Width Or Thickness Of Conductor Patents (Class 257/775)
-
Patent number: 7229913Abstract: A method for forming a via in an integrated circuit packaging substrate includes embedding an interfacial adhesion layer at a base of a via, and heating the materials at the base of the via. Embedding the interfacial adhesion layer further includes placing a conductive material over the interfacial adhesion layer. An interfacial layer material is deposited within at the base of opening and a conductive material is placed over the interfacial material. The interfacial layer material is a material that will diffuse into the conductive material at the temperature produced by heating the materials at the base of the via opening. Heating the materials at the base of the via opening includes directing energy from a laser at the base of the opening. An integrated circuit packaging substrate includes a first layer of conductive material, and a second layer of conductive material.Type: GrantFiled: September 25, 2003Date of Patent: June 12, 2007Assignee: Intel CorporationInventors: Kum Foo Leong, Chee Key Chung, Kian Sin Sim
-
Patent number: 7227781Abstract: A non-volatile semiconductor memory device includes a plurality of bit lines, a bit line contact corresponding to the bit lines, a first NAND string and a second NAND string, a first string selective transistor and a second string selective transistor, and a third string selective transistor and a fourth string selective transistor. The first and third string selective transistors are connected to each other, whereas the second and fourth string selective transistors are connected to each other. Each of the first and fourth string selective transistors has a first gate length and each of the second and third string selective transistors has a second gate length differing from the first gate length.Type: GrantFiled: July 27, 2005Date of Patent: June 5, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Hirohisa Iizuka
-
Patent number: 7221055Abstract: According to one embodiment of the invention, a method of die attach includes providing a chip, forming a heat conductive metal layer outwardly from a backside of the chip, and coupling the chip to a substrate. The heat conductive metal layer has a thickness of at least 0.5 mils.Type: GrantFiled: May 23, 2005Date of Patent: May 22, 2007Assignee: Texas Instruments IncorporatedInventor: Bernhard Lange
-
Patent number: 7217995Abstract: An efficient chip stacking structure is described that includes a leadframe having two surfaces to each of which can be attached stacks of chips. A chip stack can be formed by placing a chip active surface on a back surface of another chip. Electrical connections between chips and leads on the leadframe are facilitated by bonding pads on chip active surfaces and by via that extend from the bonding pads through the chips to the back surfaces.Type: GrantFiled: January 5, 2005Date of Patent: May 15, 2007Assignee: Macronix International Co., Ltd.Inventors: Chen Jung Tsai, Chih Wen Lin
-
Patent number: 7215029Abstract: In order to solve the aforementioned problems, the present-invention provides a semiconductor device having a multilayer interconnection structure, wherein an upper interconnection comprises a first metal layer composed of an aluminum alloy, which is formed over a lower interconnection, and a second metal layer formed over the first metal layer and composed of an aluminum alloy formed as a film at a temperature higher than that for the first metal layer. Another invention provides a semiconductor device having a multilayer interconnection structure, wherein a metal region composed of a metal different from an aluminum alloy is formed in a portion spaced by a predetermined distance in an extending direction of an upper interconnection from an end of a via hole defined in the upper interconnection composed of the aluminum alloy, which is electrically connected to a lower interconnection through the via hole.Type: GrantFiled: January 5, 1999Date of Patent: May 8, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Eiichi Umemura
-
Patent number: 7208831Abstract: A method for manufacturing a semiconductor device includes a step of forming a first groove in a first insulating film, forming a conductive film in the first groove, a step of selectively forming a second insulating film on the conductive film and the first insulating film, a step of forming a second groove by removing part of the conductive film using the second insulating film as a mask, the second groove being formed so as to form a connecting portion of the conductive film under the second insulating film and form a first wiring layer by forming the connecting portion with a bottom of the first groove integrally with each other as one unit.Type: GrantFiled: January 8, 2004Date of Patent: April 24, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Yuji Fukazawa
-
Patent number: 7205649Abstract: A ball grid array device includes a substrate having a first major surface and a second major surface. The first major surface includes leads for electrical connections. The second major surface is devoid of leads. The ball grid array device also includes a first land having a solder mask opening at the first major surface of the substrate, and a second, buried land near the first major surface of the substrate. A method for forming an electronic device includes forming an electronic circuit in a substrate, placing an input pad for an input to the electronic circuit on at least one major surface of the substrate, placing an output pad for an output from the electronic circuit on the at least one major surface of the substrate, and placing an electrically isolated pad near the at least one major surface of the substrate.Type: GrantFiled: June 30, 2003Date of Patent: April 17, 2007Assignee: Intel CorporationInventors: Robert Nickerson, Hamid Ekhlassi
-
Patent number: 7202566Abstract: An integrated circuit device and method thereof includes a substrate and a plurality of microelectronic devices. Each of the microelectronics devices includes a patterned feature located over the substrate, wherein the pattern feature comprises at least one electrical contact. The integrated circuit also includes a plurality of interconnect layers for distributing electrical power to the plurality of microelectronic devices. The interconnect layers include a plurality of conductive members associated with each interconnect layer, wherein the members of at least one subsequent interconnect layer straddle members of at least one adjacent interconnect layer. The integrated circuit device further includes a plurality of bond pads connected to at least one of the plurality of members of the interconnect layers.Type: GrantFiled: December 2, 2004Date of Patent: April 10, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon Jhy Liaw
-
Patent number: 7202567Abstract: A lower interconnection is provided on a semiconductor substrate. A MIM capacitive element is provided on a first interlayer insulation film in which the lower interconnection is buried, and includes a lower electrode, an upper electrode, and a dielectric film sandwiched therebetween. An upper interconnection is provided on a second interlayer insulation film in which the MIM capacitive element is buried. A contact electrically connects the lower electrode and the upper interconnection. The lower electrode is mainly formed of Al, so that they are lower in electrical resistance than barrier metal, and also low in stress value. Therefore, it becomes possible to widen the area of the lower electrode for electrically connecting the contact while restraining their influences on charge accumulation and close contact between the lower electrode and the insulation film. In addition, since the electrical resistance is lowered, the thickness of the lower electrode can be increased.Type: GrantFiled: March 28, 2005Date of Patent: April 10, 2007Assignee: NEC Electronics CorporationInventors: Kuniko Kikuta, Makoto Nakayama
-
Patent number: 7199470Abstract: Surface-mountable semiconductor component having a semiconductor chip (1), at least two external electrical connections (31/314/41, 32/324/42), which are electrically conductively connected to at least two electrical contacts of the semiconductor chip (1), and an encapsulation material (50). The two external electrical connections are arranged at a film (2) having a thickness of less than or equal to 100 ?m. The semiconductor chip (1) is fixed at a first main surface (22) of the film (2) and the encapsulation material (50) is applied on the first surface (22).Type: GrantFiled: January 31, 2005Date of Patent: April 3, 2007Assignee: Osram Opto Semiconductors GmbHInventors: Georg Bogner, Jörg Erich Sorg, Günter Waitl
-
Patent number: 7190080Abstract: A semiconductor chip assembly includes a semiconductor chip that includes a conductive pad, a conductive trace that includes a routing line and a pillar, a connection joint that electrically connects the routing line and the pad, and an encapsulant. The routing line extends laterally from the pillar towards the chip, the pillar includes tapered sidewalls, and the chip and the pillar are embedded in the encapsulant and extend vertically beyond the routing line in the same direction.Type: GrantFiled: November 17, 2003Date of Patent: March 13, 2007Assignee: Bridge Semiconductor CorporationInventors: Chuen-Rong Leu, Charles W. C. Lin
-
Patent number: 7190060Abstract: A three-dimensional stacked semiconductor package device includes first and second semiconductor package devices and a conductive bond. The first device includes a first insulative housing, a first semiconductor chip and a first lead that is bent outside the first insulative housing. The second device includes a second insulative housing, a second semiconductor chip and a second lead that is flat outside the second insulative housing. The conductive bond contacts and electrically connects the leads.Type: GrantFiled: October 28, 2003Date of Patent: March 13, 2007Assignee: Bridge Semiconductor CorporationInventor: Cheng-Lien Chiang
-
Patent number: 7187083Abstract: A solder preform having multiple layers including a solder layer filled with additives interposed between two unfilled layers for improved wettability. A solder preform having a sphere which contains a solder material filled with additives, and an unfilled surface layer for improved wettability. A thermal interface material having a bonding component and an additive component which is a CTE modifying component and/or a thermal conductivity enhancement component. Active solders containing intrinsic oxygen getters.Type: GrantFiled: November 25, 2003Date of Patent: March 6, 2007Assignee: Fry's Metals, Inc.Inventors: Brian G. Lewis, Bawa Singh, John P. Laughlin, David V. Kyaw, Anthony E. Ingham, Attiganal N. Sreeram, Leszek Hozer, Michael J. Liberatore, Gerard R. Minogue
-
Patent number: 7183654Abstract: An apparatus and method to provide a via with an increased via contact area. A semiconductor support layer is coupled to a dielectric layer and a contact is coupled to the dielectric layer. A via, having an enlarged end within the semiconductor support layer, passes through the semiconductor support layer and the dielectric layer and connects to the contact. In one embodiment, the formation of the via and the enlarged end in the semiconductor support layer are completed in a single dry etch process.Type: GrantFiled: September 30, 2003Date of Patent: February 27, 2007Assignee: Intel CorporationInventor: Tony A. Opheim
-
Patent number: 7176574Abstract: A conductive line varies in thickness to assist in overcoming RC delays and noise coupling. By varying line thickness, variation in conductor width is avoided if necessary to maintain a specified minimum pitch between conductors while maintaining predetermined desired RC parameters and noise characteristics of the conductive line. Conductor depth variation is achieved by etching a dielectric layer to different thicknesses. A subsequent conductive fill over the dielectric layer and in the differing thicknesses results in a conductive line that varies in thickness. Different conductive line thicknesses available at a particular metal level can additionally be used for semiconductor structures other than a signal or a power supply conductive line, such as a contact, a via or an electrode of a device. The thickness analysis required to determine how interconnect thickness is varied in order to meet a desired design criteria may be automated and provided as a CAD tool.Type: GrantFiled: September 22, 2004Date of Patent: February 13, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Kathleen C. Yu, Kirk J. Strozewski, Janos Farkas, Hector Sanchez, Yeong-Jyh T. Lii
-
Patent number: 7176578Abstract: The present invention comprises a processed thin film substrate (10) and a method therefore, in order to produce a flexible printed circuit card, having a plurality of microvias going or passing through the thin film substrate and electrically connected along faced-away surfaces, in order to form an electric circuit. A first a number of real nano-tracks are filled with a first material (M1), having good electric properties, for the formation of a first number of, here denominated, first vias (V10, V30, V 50), that a second number of real nano-tracks are filled with a second material (M2), having good electric properties, for the formation of a second number of, here denominated, second vias (V20, V40, V60). The first material (M1) and the second material (M2) of said first and second vias (V10–V60) are chosen having mutually different thermoelectric properties.Type: GrantFiled: October 26, 2005Date of Patent: February 13, 2007Assignee: Senseair ABInventors: Hans Evald Goran Martin, Klas Anders Hjort, Mikael Peter Erik Lindberg
-
Patent number: 7173337Abstract: A semiconductor device including a second insulating film formed on a substantially flat surface, on which a surface of a first wiring and a surface of a first insulating film are continued, to cover the first wiring, a wiring trench formed in the second insulating film, connection holes formed in the second insulating film to extend from the wiring trench to the first wiring, dummy connection holes formed in the second insulating film to extend from the wiring trench to a non-forming region of the first wiring, and a second wiring buried in the connection holes and the wiring trench to be connected electrically to the first wiring and also buried in the dummy connection holes, and formed such that a surface of the second wiring and a surface of the second insulating film constitute a substantially flat surface.Type: GrantFiled: January 18, 2005Date of Patent: February 6, 2007Assignee: Fujitsu LimitedInventors: Kenichi Watanabe, Noriyoshi Shimizu, Takashi Suzuki
-
Patent number: 7170181Abstract: An RF structure that includes an optimum padset for wire bonding and a high performance inductor that contains relatively thick metal inductor wires, both of which are located atop the final interconnect level of an interconnect structure. Specifically, the RF structure includes a dielectric layer having metal inductor wires of a first thickness and a metal bond pad having a major area of a second thickness located on a surface thereof, wherein the first thickness is greater than the second thickness. In the inventive RF structure, the majority of the metal bond pad is thinned for wire bonding, while maintaining the full metal wire thickness in the other areas of the structure for inductor performance requirements, such as, for example, low resistivity. Methods for fabricating the aforementioned RF structure are also provided.Type: GrantFiled: November 19, 2003Date of Patent: January 30, 2007Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Zhong-Xiang He, Wolfgang Sauter, Barbara A. Waterhouse
-
Patent number: 7170182Abstract: A semiconductor device has interconnecting lines disposed side by side in a dielectric film. Mutually adjacent pairs of interconnecting lines are separated by a substantially constant distance from top to bottom, but the width of each interconnecting line varies from top to bottom. For example, the interconnecting lines may have T-shaped or trapezoidal cross sections, interconnecting lines having wide tops alternating with interconnecting lines having wide bottoms. These cross-sectional shapes can be formed by simple fabrication processes. Since the facing sides of mutually adjacent interconnecting lines do not form mutually parallel vertical planes and therefore do not function as parallel plate electrodes, the interconnect capacitance is reduced.Type: GrantFiled: March 31, 2004Date of Patent: January 30, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Hirotaka Komatsubara
-
Patent number: 7170168Abstract: A flip-chip semiconductor package with a lead frame and a method for fabricating the same are provided. The lead frame has a plurality of leads, each lead having an upper surface, a lower surface, and an inner end directed toward the center of the lead frame. A recessed portion is formed on the upper surface of the inner end of each lead, making the inner end shaped as a stepped structure. The depth of the recessed portion is equal to a height of a reflow-collapsed solder bump that is for electrically connecting a chip to the lead. At least one chip is electrically connected to the leads in a flip-chip manner via a plurality of solder bumps bonded to the recessed portions. An encapsulation body is formed to encapsulate the lead frame, chip and solder bumps, with the lower surfaces of the leads being exposed from the encapsulation body.Type: GrantFiled: October 13, 2004Date of Patent: January 30, 2007Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chi-Chuan Wu, Ke-Chuan Yang
-
Patent number: 7164208Abstract: There is provided a semiconductor device in which the junction strength of land portions and external terminals is increased, the disconnection of the external terminal is surely prevented, and the connection reliability is ensured over an extended period of time. An insulating resin layer which insulates metal wires from one another is formed on a semiconductor element, an end portion of the metal wire is connected to an electrode on the semiconductor element, the other end portion of the metal wire is connected to an external terminal to form a land, the entire surface of the semiconductor element except the connecting portions of the lands is covered with a surface-layer resin layer, and a projection is provided on the top surface of a land portion of at least one of the lands. Because of this, after their soldering, the external terminal holds the perimeter of the projection on the land portion, so that the external terminal can be surely connected to the land portion.Type: GrantFiled: January 19, 2005Date of Patent: January 16, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuyuki Kainou, Masatoshi Yagoh, Kimihito Kuwabara, Katsumi Ohtani
-
Patent number: 7154183Abstract: A semiconductor device having a multilevel interconnection encompasses (a) a subject level interconnect, (b) a subject interlevel insulator disposed on the subject level interconnect, (c) a connecting via-plug buried in the subject interlevel insulator, the bottom surface of the connecting via-plug is in contact with the subject level interconnect, (d) a dummy via-plug buried in the subject interlevel insulator, the top surface of the dummy via-plug is electrically open, and (e) an upper level interconnect of the subject level interconnect, disposed at the top surface of the subject interlevel insulator, being contact with the top surface of the connecting via-plug.Type: GrantFiled: November 8, 2004Date of Patent: December 26, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Fujimaki
-
Patent number: 7154184Abstract: An interconnection is provided with a dummy interconnection connected to an interconnection body, and the dummy interconnection is provided with a stress concentration portion in which tensile stress higher than that of the interconnection body is generated. In proximity to the stress concentration portion, an insulating film formed by high-density plasma CVD is provided, and the tensile stress is generated in the stress concentration portion by the insulating film. With this structure, the occurrence of a void can be prevented at any position in the interconnection body.Type: GrantFiled: December 3, 2003Date of Patent: December 26, 2006Assignee: Renesas Technology Corp.Inventors: Koyu Asai, Hiroshi Tobimatsu, Hiroyuki Kawata, Mahito Sawada
-
Patent number: 7148564Abstract: An integrated circuit package includes a first non-conductive substrate having a first inner surface and a second non-conductive substrate having a second inner surface. A die having a first thickness is disposed between the first and second inner surfaces. A leadframe includes a member having a proximal end and a distal end. The proximal end has a second thickness less than the first thickness. The distal end is disposed between the first and second inner surfaces. The distal end is undulated such that the distal end has an effective thickness greater than the second thickness.Type: GrantFiled: February 17, 2004Date of Patent: December 12, 2006Assignee: Delphi Technologies, Inc.Inventors: Roger A Mock, Erich W. Gerbsch
-
Patent number: 7148535Abstract: The present invention is an apparatus and system for reducing bondpad capacitance of an integrated circuit. Circuitry of the present invention may produce a negative capacitance approximately equal in magnitude to the capacitance associated with the bondpad and thereby effectively eliminate the bondpad capacitance. Values of the components of the circuitry may be selectively and independently chosen to synthesize a variable range of negative capacitance and thus produce a negative capacitance approximately equal in magnitude to a unique capacitance associated with the bondpad of a variety of integrated circuits.Type: GrantFiled: August 25, 2003Date of Patent: December 12, 2006Assignee: LSI Logic CorporationInventor: Prashant K. Singh
-
Patent number: 7145247Abstract: The present invention is aimed at bonding a lower chip and an upper chip through bumps in a highly reliable manner, while ensuring a sufficient area for an external connection terminal region, by offsetting the upper chip to the lower chip. The substrate 2 has bumps 1 arranged on one surface thereof, and has a first chip 3 mounted on the other surface thereof. A second chip 4 is bonded to the first chip 3 through bumps 5, 6 while offsetting the second chip 4 to the first chip 3 in parallel. In the bonded state of the first chip 3 and the second chip 4, a part of the first chip 3 and a part of the second chip 4 are overlapped without aligning the centers of the both. The center of gravity of the second chip 4 falls inside a region surrounded by the outermost bumps between the first chip 3 and the second chip 4.Type: GrantFiled: November 24, 2004Date of Patent: December 5, 2006Assignee: NEC Electronics CorporationInventors: Masaya Kawano, Satoshi Matsui
-
Patent number: 7145246Abstract: A method of forming a nanowire is disclosed. A nanowire having a first dimension is deposited on a first dielectric layer that is formed on a substrate. A sacrificial gate stack having a sacrificial dielectric layer and a sacrificial gate electrode layer is deposited over a first region of the nanowire leaving exposed a second region and a third region of the nanowire. A first spacer is deposited on each side of the sacrificial gate stack. A second dielectric layer is deposited over the first dielectric layer to cover the second region and the third region. The sacrificial gate stack is removed. The first region of the nanowire is thinned by at least one thermal oxidation process and oxide removal process to thin said first region from said first dimension to a second dimension.Type: GrantFiled: February 23, 2005Date of Patent: December 5, 2006Assignee: Intel CorporationInventors: Scott A. Hareland, Robert Chau
-
Patent number: 7132726Abstract: An integrated semiconductor circuit having a first and a second portion of a substrate, in which a power semiconductor circuit structure and a logic circuit structure are respectively formed. The metallization having a power metal layer and an in relative terms thinner logic metal layer, the two metal layers being located directly above one another in this order, without an intermetal dielectric between them, only in the first portion above the power semiconductor circuit structure, and an uninterrupted conductive barrier layer being located at least between the power metal layer and the intermediate oxide layer and also between the power metal layer and the contact regions and electrode portions of the power semiconductor circuit structure which it contact-connects, and to a method for fabricating it.Type: GrantFiled: January 18, 2005Date of Patent: November 7, 2006Assignee: Infineon Technologies AGInventors: Michael Rueb, Thomas Detzel
-
Patent number: 7132736Abstract: Devices and methods of fabrication thereof are disclosed. A representative device includes a complaint wafer-level package having one or more lead packages. A representative lead package includes a substrate having a plurality of die pads disposed thereon and a plurality of leads attached to the plurality of die pads. In addition, the lead package includes a plurality of pillars made of a low modulus material. Each pillar is disposed between the substrate and at least one lead, and each lead is disposed upon one of the pillars that compliantly support the lead.Type: GrantFiled: October 31, 2002Date of Patent: November 7, 2006Assignee: Georgia Tech Research CorporationInventors: Muhannad S. Bakir, James D. Meindl, Chirag S. Patel
-
Patent number: 7126225Abstract: A multi-layered semiconductor structure with free areas limiting the placement of test keys. First and second scribe lines intersect to define one corner point of a die. The first and second scribe lines are part of the multilayered structure and at least one layer of the multi-layer structure is a low-k dielectric layer. Free area A1 is defined on the first scribe line and is defined by the equation A1=D1×S1, where D1 is the distance from the corner point of the die toward the main area of the die, and S1 is the width of the first scribe line. Free area AS is defined at the intersection of the first scribe line and the second scribe line adjacent the die and is defined by the equation AS=S1×S2, where S2 is the width of the second scribe line.Type: GrantFiled: September 30, 2003Date of Patent: October 24, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Yuan Su, Pei-Haw Tsao, Hsin-Hui Lee, Chender Huang, Shang Y. Hou, Shin Puu Jeng, Hao-Yi Tsai, Chenming Hu
-
Patent number: 7122901Abstract: In a semiconductor device, a plurality of wiring layers each patterned in a required shape are laminated over both surfaces of an insulating base material with insulating layers interposed therebetween, and electrically connected to one another through via holes piercing the insulating layers in the direction of thickness. A chip is mounted in an embedded manner in one insulating layer over at least one surface of the insulating base material. Electrodes of the chip are connected to one wiring layer. Through holes are formed in portions of the insulating base material, the portions corresponding to a mount area for the chip. Via holes are formed on outwardly extending portions (pad portions) of the wiring layer connected to a conductor layer formed at least on the inner walls of the through holes.Type: GrantFiled: April 19, 2005Date of Patent: October 17, 2006Assignee: Shinko Electric Industries Co., Ltd.Inventors: Masahiro Sunohara, Keisuke Ueda
-
Patent number: 7124389Abstract: An automated wiring pattern layout method is provided. With this method, a first wiring pattern is generated with width W and extending in a first direction, and a second wiring pattern is generated with width W and extending in a direction perpendicular to the first wiring pattern in a manner such that the end thereof ends at the end portion of the first wiring pattern. Moreover, an overlapping region is generated by bending an end of either one of the first or the second wiring pattern at a right angle to produce an L-shaped extension and overlaying the first and the second wiring pattern, and a rectangular-shaped VIA pattern is generated at the overlapping region.Type: GrantFiled: May 17, 2004Date of Patent: October 17, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Mutsunori Igarashi, Masaaki Yamada, Koji Hashimoto, Makoto Takashima, Atsuhiko Ikeuchi
-
Patent number: 7119441Abstract: In a semiconductor device, an interlevel insulating film formed between a Cu interconnection, formed by damascene, and an upper metal interconnection layer on it has a multilayered structure made up of a Cu diffusion preventive insulating layer and another insulating film. The Cu diffusion preventive insulating layer has a multilayered structure made up of not less than two layers. A method for manufacturing the semiconductor device is also disclosed.Type: GrantFiled: March 1, 2005Date of Patent: October 10, 2006Assignee: NEC Electronics CorporationInventors: Koichi Ohto, Takayuki Matsui
-
Patent number: 7115996Abstract: A method to selectively cap interconnects with indium or tin bronzes and copper oxides thereof is provided. The invention also provides the interconnect and copper surfaces so formed.Type: GrantFiled: May 25, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Sung Kwon Kang, Maurice McGlashan-Powell, Eugene J. O'Sullivan, George F. Walker
-
Patent number: 7115999Abstract: A semiconductor device has an active element structure formed on a semiconductor substrate. The active element has a connection region formed on a surface of the semiconductor substrate. An insulating film is formed on the semiconductor substrate. A connection hole is formed in the insulating film, and has a bottom connected with the connection region. An interconnect trench is formed in the insulating film, and has a bottom connected with the connection region. A first conductive film is filled in a first region ranging from the connection region in the connection hole to a first height, and is composed of an alloy containing CoW or NiW. A second conductive film is formed in the interconnect trench, and is electrically connected with the first conductive film.Type: GrantFiled: April 28, 2004Date of Patent: October 3, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazumichi Tsumura, Hideki Shibata
-
Patent number: 7105861Abstract: Electronic device contact structures are disclosed.Type: GrantFiled: June 18, 2004Date of Patent: September 12, 2006Assignee: Luminus Devices, Inc.Inventors: Alexei A. Erchak, Eleftrios Lidorikis, John W. Graff
-
Patent number: 7102229Abstract: Described is a method for producing high purity tantalum, the high purity tantalum so produced and sputtering targets of high purity tantalum. The method involves purifying starting materials followed by subsequent refining into high purity tantalum.Type: GrantFiled: August 12, 2005Date of Patent: September 5, 2006Assignee: Honeywell International Inc.Inventors: Harry Rosenberg, Bahri Ozturk, Guangxin Wang, Wesley LaRue
-
Patent number: 7102230Abstract: A circuit carrier adapted for a pin grid array (PGA) package is disclosed. The circuit carrier comprises a substrate, at least one pin pad, at least one solder mask layer, at least one solder layer, at least one pin and a fixing layer. The pin pad is disposed over the surface of the substrate. The solder mask layer is disposed over the surface of the substrate, and exposing at least a portion of the pin pad. The solder layer is disposed over the pin pad. One end of the pin connects to the pin pad through the solder layer. The fixing layer is disposed over the solder mask layer, and covering the solder layer and a portion of a side surface of the pin. When the solder layer melts due to a high process temperature, the fixing layer helps to fix the pin to the pin pad.Type: GrantFiled: November 18, 2004Date of Patent: September 5, 2006Assignee: VIA Technologies, Inc.Inventor: Chih-An Yang
-
Patent number: 7095120Abstract: In manufacturing a semiconductor integrated circuit device, an interconnect trench and a contact hole are formed in an interlayer insulating film formed over a first-level interconnect on a semiconductor substrate, a barrier film is formed inside of the trench and contact hole so that its film thickness increases from the center of the bottom of the hole toward the sidewalls all around the bottom of the contact hole, a copper film is formed over the barrier film, and a second-level interconnect and a connector portion (plug) are formed by polishing by CMP. In this way, the geometrically shortest pathway of an electrical current flowing from the second-level interconnect toward the first-level interconnect through a connector portion (plug) does not coincide with a thin barrier film portion which has the lowest electrical resistance, so that the current pathway can be dispersed and a concentration of electrons does not occur readily.Type: GrantFiled: October 4, 2002Date of Patent: August 22, 2006Assignee: Renesas Technology Corp.Inventors: Kensuke Ishikawa, Tatsuyuki Saito, Masanori Miyauchi, Toshio Saito, Hiroshi Ashihara
-
Patent number: 7091619Abstract: A method is provided to enhance the connection reliability in three-dimensional mounting while considering the warping of packages. Opening diameters of the openings provided corresponding to protruding electrodes, respectively, are set so as to gradually decrease from the central portion toward the outer peripheral portion of a carrier substrate, and the opening diameters of openings provided corresponding to the protruding electrodes, respectively, are set so as to gradually decrease from the central portion toward the outer peripheral portion of another carrier substrate.Type: GrantFiled: March 19, 2004Date of Patent: August 15, 2006Assignee: Seiko Epson CorporationInventor: Akiyoshi Aoyagi
-
Patent number: 7088002Abstract: An interconnect includes a pad and at least two vias coupled to the pad. In one embodiment, the pad has five substantially straight edges, one via directly coupled to the pad by being formed substantially beneath the pad, and one via coupled to one of the five substantially straight edges by a tapered conductive segment. In another embodiment, the pad has three vias directly coupled to the pad and formed substantially beneath the pad. A method of forming an interconnect includes forming at least two vias in a substrate and coupling a pad to each of the at least two vias.Type: GrantFiled: December 18, 2000Date of Patent: August 8, 2006Assignee: Intel CorporationInventor: Erik W. Jensen
-
Patent number: 7088004Abstract: Semiconductor devices having a passivation layer formed over their major electrodes and individual electrical connectors connected to the electrodes by conductive attach material through openings in the passivation layer are described.Type: GrantFiled: November 27, 2002Date of Patent: August 8, 2006Assignee: International Rectifier CorporationInventor: Martin Standing
-
Patent number: 7084511Abstract: A semiconductor device having a molded sealing resin for sealing a semiconductor chip on a circuit board thereof reduces resin burrs resulting from the leakage of the sealing resin, and also restrains the occurrence of disconnection caused by a wiring layer being crushed. In the semiconductor device, the sealing resin for sealing the semiconductor chip is molded on the circuit board that has a plurality of wiring patterns and a solder resist for insulatively covering the wiring patterns formed on the front surface thereof, the interval of the wiring patterns is set to range from 50% to 200% of its adjacent interval in a molding line area of the sealing resin.Type: GrantFiled: March 27, 2002Date of Patent: August 1, 2006Assignee: NEC Electronics CorporationInventor: Shuichi Matsuda
-
Patent number: 7084500Abstract: A semiconductor circuit comprising a semiconductor die and a package substrate. In one embodiment, a first plurality of conductive bumps serves as a portion of a conductive path between contacts on the semiconductor die and contacts on the package substrate. A second plurality of conductive bumps serves as a portion of a conductive path between other contacts on the die and contacts on the package substrate. Each of the bumps in the first plurality of conductive bumps is larger than each of the bumps in the second plurality of conductive bumps. In another embodiment, the average size of the first plurality of conductive bumps may be at least 20% larger (or greater) than the average size of the second plurality of bumps.Type: GrantFiled: October 29, 2003Date of Patent: August 1, 2006Assignee: Texas Instruments IncorporatedInventors: Leland Swnson, Gregory Eric Howard
-
Patent number: 7078810Abstract: A semiconductor device and fabrication thereof. An opening is formed in a first dielectric layer, exposing an active region of the transistor, and an atomic layer deposited (ALD) TaN barrier is conformably formed in the opening, at a thickness less than 20 ?. A copper layer is formed over the atomic layer deposited (ALD) TaN barrier to fill the opening.Type: GrantFiled: December 1, 2004Date of Patent: July 18, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Gin Jie Wang, Chao-Hsien Peng, Chii-Ming Wu, Chih-Wei Chang, Shau-Lin Shue
-
Patent number: 7071565Abstract: A three dimensional circuit structure including tapered pillars between first and second signal lines. An apparatus including a first plurality of spaced apart coplanar conductors disposed in a first plane over a substrate; a second plurality of spaced apart coplanar conductors disposed in a second plane, the second plane parallel to and different from the first plane; and a plurality of cells disposed between one of the first conductors and one of the second conductors, wherein each of the plurality of cells have a re-entrant profile.Type: GrantFiled: September 26, 2002Date of Patent: July 4, 2006Assignee: Sandisk 3D LLCInventors: Calvin K. Li, N. Johan Knall, Michael A. Vyvoda, James M. Cleeves, Vivek Subramanian
-
Patent number: 7067796Abstract: An integrated circuit for an optical encoder comprises a signal processing section for generating a position detection signal from a detection signal of a light receiving element, a belt-like power source potential layer which is formed at least between the signal processing section and the light receiving element and whose potential is pulled up to power source potential, and a plurality of conductive layers formed at various heights higher than the power source potential layer. A connection line which intersects the power source potential layer above the power source potential layer for electrically connecting the light receiving element and the signal processing section is formed by a conductive layer of the plurality of conductive layers other than the lowermost layer, in a region immediately above the power source potential layer. By keeping the power source potential layer as far away from the connection line as possible, power source noise entering the position detection signal is reduced.Type: GrantFiled: December 24, 2003Date of Patent: June 27, 2006Assignee: Sanyo Electric Co., Ltd.Inventor: Tutomu Nishi
-
Patent number: 7064450Abstract: A pad pattern of a die includes first and second sets of elongated pads. The first set of elongated pads is interleaved with the second set of elongated pads. Each of the elongated pads has a bond pad area and a probe pad. Each bond pad area has a first constant width along a substantial portion thereof. Similarly, each probe pad area has a second constant width along a substantial portion thereof. The first constant width is greater than the second constant width. Each elongated pad in the first set has a first orientation. Similarly, each elongated pad in the second set has a second orientation, opposite the first orientation.Type: GrantFiled: May 11, 2004Date of Patent: June 20, 2006Assignee: Xilinx, Inc.Inventors: Abu K. Eghan, Richard C. Li, Xin X. Wu
-
Patent number: 7064431Abstract: An electronic assembly is described, having a substrate and contacts on the substrate which are spaced and arranged in a manner that allows for a more dense arrangement of contacts but still allows for routing of traces between the contacts.Type: GrantFiled: November 18, 2004Date of Patent: June 20, 2006Assignee: Intel CorporationInventors: Kuljeet Singh, Kevin E. Wells, Julius Delino
-
Patent number: 7060537Abstract: A reliable microchip controller board and a manufacturing method thereof suitable for mass production are provided. A board wherein a programmable microchip controller is mounted includes; terminals for writing a program into the microchip controller and a circuit pattern connecting an operating terminal to shared terminals which are disconnected. A non-programmed microchip controller is mounted on the board in a state where patterns are disconnected and then programmed. The disconnected portion is connected thereafter.Type: GrantFiled: December 9, 2004Date of Patent: June 13, 2006Assignee: Minebea Co., Ltd.Inventor: Mitsuo Konno