Ball Or Nail Head Type Contact, Lead, Or Bond Patents (Class 257/780)
-
Patent number: 8629557Abstract: Structures and methods for detecting solder wetting of pedestal sidewalls. The structure includes a semiconductor wafer having an array of integrated circuit chips, each of the integrated circuit chips having an array of chip pedestals having respective chip solder columns on top of the chip pedestals, the pedestals spaced apart a first distance in a first direction and a spaced apart second distance in second direction perpendicular to the first direction; and at least one monitor structure disposed in different regions of the wafer from the integrated circuit chips, the monitor structure comprising at least a first pedestal and a first solder column on a top surface of the first pedestal and a second pedestal and a second solder column on a top surface of the second pedestal, the first and the second pedestals spaced apart a third distance, the third distance less than the first and the second distances.Type: GrantFiled: March 8, 2012Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8624403Abstract: A semiconductor device manufacturing technique which allows reduction of semiconductor chip size. First, a pad and other wires are formed over an insulating film. A surface protective film is formed over the insulating film including the pad and wires, and an opening is made in the surface protective film. The opening lies over the pad and exposes a surface of the pad. A bump electrode is formed over the surface protective film including the opening. Here, the pad is smaller than the bump electrode. Consequently, the wires are arranged just beneath the bump electrode in the same layer as the pad 10. In other words, the wires are arranged in space which becomes available because the pad is small enough.Type: GrantFiled: November 20, 2012Date of Patent: January 7, 2014Assignee: Renesas Electronics CorporationInventors: Akihiko Yoshioka, Shinya Suzuki
-
Patent number: 8618642Abstract: In a non-leaded type semiconductor device, a tab, tab suspension leads, and other leads are exposed to one surface of a seal member. A semiconductor element is positioned within the seal member and fixed to a surface of the tab with an adhesive. The tab is formed larger than the semiconductor element so that outer peripheral edges of the tab are positioned outside outer peripheral edges of the semiconductor element. A groove is formed in the tab surface portion positioned between the area to which the semiconductor element is fixed and wire connection areas to which the wires are connected, the groove being formed so as to surround the semiconductor element fixing area, thereby preventing peeling-off between the tab to which the semiconductor element is fixed and the resin which constitutes the package.Type: GrantFiled: September 22, 2011Date of Patent: December 31, 2013Assignees: Renesas Electronics Corporation, Hitachi Hokkai Semiconductor Ltd.Inventors: Hajime Hasebe, Tadatoshi Danno, Yukihiro Satou
-
Patent number: 8618676Abstract: A method of assembly of a semiconductor package includes treating the electrical contacts thereof by the application on the electrical contacts of a chemical composition comprising at least one ionic polar surfactant. A semiconductor package has a coating on the electrical contacts thereof, the coating comprising at least one ionic polar surfactant. A device includes a semiconductor package with electrical contacts on a circuit board, the electrical contacts having a coating that includes an ionic surfactant.Type: GrantFiled: October 30, 2008Date of Patent: December 31, 2013Assignee: STMicroelectronics (Malta) Ltd.Inventors: Robert Caruana, Adrian-Michael Borg, Joseph Gauci
-
Patent number: 8614512Abstract: A solder ball contact and a method of making a solder ball contact includes: a first insulating layer with a via formed on an integrated circuit (IC) chip and a metal pad; an under bump metallurgy (UBM) structure disposed within the via and on a portion of the first insulating layer, surrounding the via; a second insulating layer formed on an upper surface of an outer portion of the UBM structure that is centered on the via; and a solder ball that fills the via and is disposed above an upper surface of an inner portion of the UBM structure that contacts the via, in which the UBM structure that underlies the solder ball is of a greater diameter than the solder ball.Type: GrantFiled: September 14, 2012Date of Patent: December 24, 2013Assignee: International Business Machines CorporationInventors: Luc Guerin, Mario J. Interrante, Michael J. Shapiro, Thuy Tran-Quinn, Van T. Truong
-
Patent number: 8610277Abstract: A semiconductor device includes a lower structure, an insulation layer, metal contacts, a bridge and a metal pad. The lower structure has a metal wiring. An insulation layer is formed on the lower structure. The metal contacts penetrate the insulation layer to be connected to the metal wiring. The bridge is provided in the insulation layer, the bridge connecting the metal contacts to one another. The metal pad is provided on the insulation layer, the metal pad making contact with the metal contacts.Type: GrantFiled: July 25, 2008Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-Man Chang
-
Patent number: 8609463Abstract: An integrated circuit package system that includes: providing a first package including a first package first device and a first package second device both adjacent a first package substrate; and mounting and electrically interconnecting a second package over an electrical interconnect array formed on a substrate of the first package second device.Type: GrantFiled: March 16, 2007Date of Patent: December 17, 2013Assignee: Stats Chippac Ltd.Inventors: WonJun Ko, SeungYun Ahn, DongSoo Moon
-
Patent number: 8604625Abstract: A semiconductor device has a substrate having a plurality of conductive pads formed thereon. A semiconductor die is provided having a plurality of conductive pillars formed thereon. A solder is used for electrically coupling the conductive pillars to the conductive pads. Solder mask is formed on portions of the conductive pads to prevent the solder from flowing in an unwanted direction on the conductive pads.Type: GrantFiled: February 18, 2010Date of Patent: December 10, 2013Assignee: Amkor Technology, Inc.Inventors: Byong Jin Kim, Min Chul Shin, Ho Choi
-
Patent number: 8604627Abstract: The present invention aims at providing a semiconductor device capable of reliably preventing a wire bonded to an island from being disconnected due to a thermal shock, a temperature cycle and the like in mounting and capable of preventing remarkable increase in the process time. In the semiconductor device according to the present invention, a semiconductor chip is die-bonded to the surface of an island, one end of a first wire is wire-bonded to an electrode formed on the surface of the semiconductor chip to form a first bonding section and the other end of the first wire is wire-bonded to the island to form a second bonding section, while the semiconductor device is resin-sealed. A double bonding section formed by wire-bonding a second wire is provided on the second bonding section of the first wire wire-bonded onto the island.Type: GrantFiled: April 14, 2006Date of Patent: December 10, 2013Assignee: Rohm Co., Ltd.Inventors: Hideki Hiromoto, Sadamasa Fujii, Tsunemori Yamaguchi
-
Patent number: 8587133Abstract: An improved reliability of a junction region between a bonding wire and an electrode pad in an operation at higher temperature is presented. A semiconductor device includes a semiconductor chip provided on a lead frame, which are encapsulated with an encapsulating resin. Lead frames are provided in both sides of the lead frame. A portion of the lead frame is encapsulated with the encapsulating resin to function as an inner lead. The encapsulating resin is composed of a resin composition that contains substantially no halogen. Further, an exposed portion of the Al pad provided in the semiconductor chip is electrically connected to the inner lead via the AuPd wire.Type: GrantFiled: August 31, 2011Date of Patent: November 19, 2013Assignee: Renesas Electronics CorporationInventors: Mitsuru Ohta, Tomoki Kato
-
Patent number: 8587107Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: GrantFiled: February 9, 2010Date of Patent: November 19, 2013Assignee: Microsemi CorporationInventor: Tracy Autry
-
Patent number: 8587134Abstract: A semiconductor package may include a substrate including a substrate pad on a top surface thereof; at least one semiconductor chip including a connection terminal electrically connected to the substrate on an active surface thereof, and mounted on the substrate; a heat release pattern formed between the substrate and the at least one semiconductor chip and configured to generate heat; and underfill resin underfilled between the substrate and the at least one semiconductor chip and comprising fillers. A semiconductor package may include a substrate including a substrate pad on a top surface thereof and a first heat release pattern configured to generate heat, and a semiconductor chip including a bonding pad formed on an active surface facing the substrate and a second heat release pattern configured to generate heat.Type: GrantFiled: August 16, 2012Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-hyeok Im, Won-keun Kim, Tae-Je Cho, Kyol Park
-
Patent number: 8581420Abstract: An under-bump metallization (UBM) structure in a semiconductor device includes a copper layer, a nickel layer, and a Cu—Ni—Sn intermetallic compound (IMC) layer between the copper layer and the nickel layer.Type: GrantFiled: January 19, 2011Date of Patent: November 12, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Fu Tsai, Yian-Liang Kuo, Chih-Horng Chang
-
Patent number: 8581423Abstract: An integrated circuit structure includes a bond pad; an Mtop pad located directly underlying the bond pad; an Mtop-1 pad having at least a portion directly underlying the Mtop pad, wherein at least one of the Mtop pad and the Mtop-1 pad has a horizontal dimension smaller than a horizontal dimension of the bond pad; a plurality of vias interconnecting the Mtop pad and the Mtop-1 pad; and a bond ball on the bond pad. Each of the Mtop pad and the Mtop-1 pad has positive enclosures to the bond ball in all horizontal directions.Type: GrantFiled: November 17, 2008Date of Patent: November 12, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Yu-Wen Liu, Hao-Yi Tsai, Shin-Puu Jeng, Ying-Ju Chen
-
Publication number: 20130292856Abstract: The present invention relates to a method to attach a shape memory alloy wire to a substrate, where the wire is mechanically attached into a 3D structure on the substrate. The present invention also relates to a device comprising a shape memory alloy wire attached to a substrate, where the wire is mechanically attached into a 3D structure on the substrate.Type: ApplicationFiled: November 22, 2011Publication date: November 7, 2013Applicant: SENSEAIR ABInventors: Stefan Braun, Frank Niklaus, Andreas Fischer, Henrik Gradin
-
Patent number: 8575755Abstract: Semiconductor devices are described that are configured to have a state of operation defined by a connection between at least one inner bump assembly and a selected outer bump assembly. In an implementation, the semiconductor device, which may be a wafer-level (chip-scale) package semiconductor device, includes an integrated circuit chip, a plurality of outer bump assemblies disposed on the chip, and one or more inner bump assemblies disposed on the chip so that the inner bump assemblies are at least partially surrounded by the outer bump assemblies. At least one of the inner bump assemblies is configured to be connected to a selected outer bump assembly to cause the integrated circuit chip to have a desired state of operation.Type: GrantFiled: October 19, 2010Date of Patent: November 5, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Kymberly Tennille Christman, Roderick Brian Hogan, Anand K Chamakura
-
Patent number: 8575018Abstract: A semiconductor wafer has a first conductive layer formed over its active surface. A first insulating layer is formed over the substrate and first conductive layer. A second conductive layer is formed over the first conductive layer and first insulating layer. A UBM layer is formed around a bump formation area over the second conductive layer. The UBM layer can be two stacked metal layers or three stacked metal layers. The second conductive layer is exposed in the bump formation area. A second insulating layer is formed over the UBM layer and second conductive layer. A portion of the second insulating layer is removed over the bump formation area and a portion of the UBM layer. A bump is formed over the second conductive layer in the bump formation area. The bump contacts the UBM layer to seal a contact interface between the bump and second conductive layer.Type: GrantFiled: December 1, 2009Date of Patent: November 5, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Jianmin Fang, Kang Chen, Pandi Chelvam Marimuthu, Rajendra D. Pendse
-
Publication number: 20130285263Abstract: A sensor array package can include a sensor disposed on a first side of a substrate. Signal trenches can be formed along the edges of the substrate and a conductive layer can be deposited in the signal trench and can couple to sensor signal pads. Bond wires can be attached to the conductive layers and can be arranged to be below a surface plane of the sensor. The sensor array package can be embedded in a printed circuit board enabling the bond wires to terminate at other conductors within the printed circuit board.Type: ApplicationFiled: September 30, 2012Publication date: October 31, 2013Applicant: APPLE INC.Inventors: Shawn X. ARNOLD, Terry L. GILTON, Matthew LAST
-
Patent number: 8569896Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: GrantFiled: June 26, 2012Date of Patent: October 29, 2013Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Patent number: 8558380Abstract: A semiconductor package includes a first semiconductor chip having first bumps which are projectedly formed thereon; a first copper foil attachment resin covered on the first semiconductor chip to embed the first semiconductor chip, and formed such that a first copper foil layer attached on an upper surface of the first copper foil attachment resin is electrically connected with the first bumps; a second copper foil attachment resin including a second copper foil layer which is electrically connected with the first copper foil layer, and disposed on the first copper foil attachment resin; and a second semiconductor chip embedded in the second copper foil attachment resin in such a way as to face the first semiconductor chip, and having second bumps formed thereon which are electrically connected with the second copper foil layer.Type: GrantFiled: February 3, 2012Date of Patent: October 15, 2013Assignee: SK Hynix Inc.Inventors: Si Han Kim, Woong Sun Lee
-
Patent number: 8551816Abstract: The present invention allows for direct chip-to-chip connections using the shortest possible signal path.Type: GrantFiled: April 4, 2012Date of Patent: October 8, 2013Assignee: International Business Machines CorporationInventors: Steven A. Cordes, Matthew J. Farinelli, Sherif A. Goma, Peter A. Gruber, John U. Knickerbocker, James L. Speidell
-
Patent number: 8546257Abstract: Electrode arrays and methods of fabricating the same using a printing plate to arrange conductive particles in alignment with an array of electrodes are provided. In one embodiment, a semiconductor device comprises: a semiconductor topography comprising an array of electrodes disposed upon a semiconductor substrate; a dielectric layer residing upon the semiconductor topography; and at least one conductive particle disposed in or on the dielectric layer in alignment with at least one of the array of electrodes.Type: GrantFiled: July 17, 2012Date of Patent: October 1, 2013Assignee: International Business Machines CorporationInventors: Tobias Kraus, Laurent Malaquin, Heiko Wolf
-
Patent number: 8546940Abstract: A lead frame substrate, including: a metal plate with a first surface and a second surface; a connection post formed on the first surface; wiring formed on the second surface; and a pre-molding resin layer, in which a thickness of the pre-molding resin layer is the same as a height of the connection post.Type: GrantFiled: September 29, 2009Date of Patent: October 1, 2013Assignee: Toppan Printing Co., Ltd.Inventors: Susumu Maniwa, Takehito Tsukamoto, Junko Toda
-
Patent number: 8546942Abstract: Disclosed is a flip-chip semiconductor device having isotropic electrical interconnection, primarily comprising a chip and a substrate. The chip has at least a first bump and a plurality of second bumps. The substrate has a plurality of bump pads disposed on the top surface and an isotropic connecting mechanism disposed inside the substrate consisting of a plurality of terminals electrically isolated from each other and a flexible vertical pad protruded from the top surface, wherein the disposition locations of the terminals circle around the flexible vertical pad as a disposition center. When the second bumps of the chip are bonded onto the corresponding bump pads, the first bump presses and bends the flexible vertical pad in a specific horizontal direction so that the flexible vertical pad selectively and electrically connect to a selected one of the terminals.Type: GrantFiled: April 18, 2012Date of Patent: October 1, 2013Assignee: Powertech Technology Inc.Inventor: Hian-Hang Mah
-
Patent number: 8541872Abstract: A method of manufacture of an integrated circuit package system includes: forming a non-inverted internal stacking module including: fabricating an internal stacking module (ISM) substrate having an ISM component side and an ISM coupling side, coupling an internal stacking module integrated circuit to the ISM component side, coupling stacking structures, adjacent to the internal stacking module integrated circuit, on the ISM component side, and molding a stacking module body having a top surface that is coplanar with and exposes the stacking structures; forming a base package substrate under the non-inverted internal stacking module; coupling middle structures between the base package substrate and the ISM coupling side; and forming a base package body on the base package substrate, the middle structures, and the non-inverted internal stacking module including exposing the top surface of the stacking module body to be coplanar with the base package body.Type: GrantFiled: June 2, 2010Date of Patent: September 24, 2013Assignee: Stats Chippac Ltd.Inventors: NamJu Cho, HeeJo Chi, HanGil Shin
-
Publication number: 20130241083Abstract: Disclosed embodiments include wire joints and methods of forming wire joints that can enable realization of fine pitch joints and collapse control for various packages. A first embodiment is a structure comprising a first substrate, a second substrate, and a wire joint. The first substrate comprises a first bonding surface, and the second substrate comprises a second bonding surface. The first bonding surface is opposite and faces the second bonding surface. The wire joint is attached to and between the first bonding surface and the second bonding surface.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Da-Yuan Shih, Chih-Hang Tung
-
Patent number: 8536696Abstract: A package substrate including an outermost interlayer resin insulating layer, a pad structure formed on the outermost interlayer resin insulating layer, a conductive connecting pin for establishing an electrical connection with another substrate, the conductive connecting pin being secured to the pad structure via a solder, and via holes formed through the outermost interlayer resin insulating layer and for electrically connecting the pad structure to one or more conductive circuits formed below the outermost interlayer resin insulating layer, the via holes being positioned directly below the pad structure.Type: GrantFiled: August 25, 2009Date of Patent: September 17, 2013Assignee: Ibiden Co., Ltd.Inventors: Naohiro Hirose, Hitoshi Ito, Yoshiyuki Iwata, Masanori Kawade, Hajime Yazu
-
Patent number: 8536716Abstract: Embodiments disclosed herein may relate to supply voltage or ground connections for integrated circuit devices. As one example, two or more supply voltage bond fingers may be connected together via one or more electrically conductive interconnects.Type: GrantFiled: December 31, 2009Date of Patent: September 17, 2013Assignee: Micron Technology, Inc.Inventors: Mostafa Naguib Abdulla, Steven Eskildsen
-
Patent number: 8531041Abstract: A connection contact layer (4) is disposed between semiconductor bodies (1,2). In the second semiconductor body (2), a recess is provided. A connection layer (7) on the top face extends as far as the recess, in which a metallization (10) is present that conductively connects the connection contact layer (4) to the connection layer (7) in an electrical manner. A polymer (8) or a further metallization is present in the recess.Type: GrantFiled: September 22, 2010Date of Patent: September 10, 2013Assignee: AMS AGInventor: Franz Schrank
-
Patent number: 8531031Abstract: Some embodiments include methods of assembling integrated circuit packages in which at least two different conductive layers are formed over a bond pad region of a semiconductor die, and in which a conductive projection associated with an interposer is bonded through a gold ball to an outermost of the at least two conductive layers. The conductive layers may comprise one or more of silver, gold, copper, chromium, nickel, palladium, platinum, tantalum, titanium, vanadium and tungsten. In some embodiments, the bond pad region may comprise aluminum, an inner of the conductive layers may comprise nickel, an outer of the conductive layers may comprise gold, the conductive projection associated with the interposer may comprise gold; and the thermosonic bonding may comprise gold-to-gold bonding of the interposer projection to a gold ball, and gold-to-gold bonding of the outer conductive layer to the gold ball. Some embodiments include integrated circuit packages.Type: GrantFiled: June 7, 2011Date of Patent: September 10, 2013Assignee: Micron Technology, Inc.Inventors: Setho Sing Fee, Lim Thiam Chye, Tongbi Jiang
-
Patent number: 8524537Abstract: A semiconductor device has a build-up interconnect structure formed over an active surface of a semiconductor wafer containing a plurality of semiconductor die separated by a saw street. An insulating layer is formed over the interconnect structure. Bumps are formed over the interconnect structure. A protective coating material is deposited over the insulating layer and saw street. A lamination tape is applied over the coating material. A portion of a back surface of the semiconductor wafer is removed. A mounting tape is applied over the back surface. The lamination tape is removed while leaving the coating material over the insulating layer and saw street. A first channel is formed through the saw street extending partially through the semiconductor wafer. The coating material is removed after forming the first channel. A second channel is formed through the saw street and the mounting tape is removed to singulate the semiconductor wafer.Type: GrantFiled: April 30, 2010Date of Patent: September 3, 2013Assignee: STATS ChipPAC, Ltd.Inventors: JaEun Yun, HunTeak Lee, SeungYong Chai, WonJun Ko
-
Patent number: 8525333Abstract: An electronic device includes the electronic element, the interposer substrate, on one surface of which the electronic element is mounted, and the interconnection substrate, on one surface of which the interposer substrate is mounted. One portion of the connection parts is an electrical connection part that electrically interconnects the interposer substrate and the interconnection substrate. The remaining portion is a dummy connection part that produces no functional deficiency even when the dummy connection part does not electrically interconnect the interposer substrate with the interconnection substrate. The dummy connection part includes at least one of the connection parts that at least partially overlap with the electronic element in a plan projection and are preferably arranged along an outer rim of the plan projection of the electronic element.Type: GrantFiled: March 17, 2009Date of Patent: September 3, 2013Assignee: Renesas Electronics CorporationInventor: Yoshifumi Kanetaka
-
Patent number: 8524595Abstract: A semiconductor structure includes a plurality of solder structures between a first substrate and a second substrate. A first encapsulation material is substantially around a first one of the solder structures and a second encapsulation material is substantially around a second one of the solder structures. The first one and the second one of the solder structures are near to each other and a gap is between the first encapsulation material and the second encapsulation material.Type: GrantFiled: November 9, 2009Date of Patent: September 3, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mirng-Ji Lii, Hsin-Hui Lee
-
Patent number: 8524593Abstract: An apparatus and a process for the manufacture of a solder-bump adhered wafer substrate for use in the semiconductor industry, comprising one or more of the following steps including: arranging a first compressive member and a second compressive member in an opposed, compressibly displaceable, spaced-apart relationship, with a pattern plate disposed therebetween with the pattern plate having a plurality of aligned through-holes arranged thereon; filling the through-holes with a molten solder; compressing the solder and the pattern plate between the first and second opposed compressive members to compact the solder therein and cleans the pattern plate of excess solder; chilling the pattern plate to solidify the molten solder in the through-holes; and removing the pattern plate from the spaced-apart compressive members to produce a wafer with solder bumps thereon.Type: GrantFiled: July 19, 2011Date of Patent: September 3, 2013Assignee: Semigear IncInventors: Chunghsin Lee, Jian Zhang
-
Patent number: 8519536Abstract: A semiconductor device that has a flipchip semiconductor die and substrate. A first insulating layer is formed over the substrate. A via is formed through the first insulating layer. Conductive material is deposited in the via to form a conductive pillar or stacked stud bumps. The conductive pillar is electrically connected to a conductive layer within the substrate. A second insulating layer is formed over the first insulating layer. Bump material is formed over the conductive pillar. The bump material is reflowed to form a bump. The first and second insulating layers are removed. The semiconductor die is mounted to the substrate by reflowing the bump to a conductive layer of the die. The semiconductor die also has a third insulating layer formed over the conductive layer and an active surface of the die and UBM formed over the first conductive layer and third insulating layer.Type: GrantFiled: November 30, 2012Date of Patent: August 27, 2013Assignee: STATS ChipPAC, Ltd.Inventors: KiYoun Jang, DaeSik Choi, OhHan Kim, DongSoo Moon
-
Patent number: 8513813Abstract: A microelectronic element having a memory storage array has a front face facing away from a substrate of a microelectronic package, and is electrically connected with the substrate through conductive structure extending above the front face. First terminals are disposed at locations within first and second parallel grids of the package. The first terminals of each grid are configured to carry address information usable to determine an addressable memory location from among all the available addressable memory locations of the memory storage array. The first terminals in the first grid have signal assignments which are a mirror image of the signal assignments of the first terminals in the second grid.Type: GrantFiled: April 5, 2012Date of Patent: August 20, 2013Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8513819Abstract: A multi-die package includes a first semiconductor die and a second semiconductor die each having an upper surface with a plurality of bond pads positioned thereon. The multi-die package also includes a plurality of bonding wires each coupling one of the bond pads on the upper surface of the first semiconductor die to a corresponding one of the bond pads on the upper surface of the second semiconductor die. A bonding wire of the plurality of bonding wires includes a first portion extending upward from one of the second plurality of bond pads substantially along a z-axis and curving outward substantially along x and y axes in a direction towards the first semiconductor die. The bonding wire also includes a second portion coupled to the first portion and extending from the first portion downward to one of the first plurality of bond pads on the upper surface of the first semiconductor die.Type: GrantFiled: July 31, 2012Date of Patent: August 20, 2013Assignee: Carsem (M) SDN. BHD.Inventors: Liew Siew Har, Law Wai Ling
-
Patent number: 8513818Abstract: A semiconductor device includes a semiconductor chip having an element formation surface on which at least one element is formed and including a plurality of electrode pads formed on the element formation surface, an interconnect substrate having a principal surface facing the element formation surface of the semiconductor chip and including a plurality of connection pads formed at positions of the principal surface facing the respective corresponding electrode pads, and a plurality of solder bumps provided between the respective corresponding electrode pads and connection pads, and configured to electrically connect the respective corresponding electrode pads and connection pads together. An UBM layer is formed on a portion of each solder bump closer to the corresponding electrode pad and a barrier metal layer is formed on a portion of each solder bump closer to the corresponding connection pad, and the two layers have substantially the same composition of major materials.Type: GrantFiled: March 2, 2011Date of Patent: August 20, 2013Assignee: Panasonic CorporationInventor: Kiyomi Hagihara
-
Patent number: 8508043Abstract: A topographical feature is formed proximate to a conductive bond pad that is used to couple a solder bump to a semiconductor die. The topographical feature is separated from the conductive bond pad by a gap. In one embodiment, the topographical feature is formed at a location that is slightly beyond the perimeter of the solder bump, wherein an edge of the bump is aligned vertically to coincide with the gap separating the conductive bond pad from the topographical feature. The topographical feature provides thickness enhancement of a non-conductive layer disposed over the semiconductor die and the conductive bond pad and stress buffering.Type: GrantFiled: November 16, 2011Date of Patent: August 13, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, David L. Questad, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8508054Abstract: An integrated circuit (IC) device is provided. In an embodiment the IC device includes an IC die configured to be bonded onto an IC routing member and a first plurality of pads that is located on a surface of the IC die, each pad being configured to be coupled to a respective pad of a second plurality of pads that is located on a surface of the IC routing member. A pad of the first plurality of pads is offset relative to a respective pad of the second plurality of pads such that the pad of the first plurality of pads is substantially aligned with the respective pad of the second plurality of pads after the IC die is bonded to the IC routing member.Type: GrantFiled: June 16, 2011Date of Patent: August 13, 2013Assignee: Broadcom CorporationInventors: Mengzhi Pang, Matthew Kaufmann
-
Patent number: 8508022Abstract: An ultra thin package for an electric acoustic sensor chip of a micro electro mechanical system is provided. A substrate has a first substrate surface and a second substrate surface opposite to the first substrate surface. At least one conductor bump is formed on the second substrate surface. An electric acoustic sensor chip having a first chip surface and a second chip surface opposite to the first chip surface is provided. The first chip surface is electrically connected to the conductor bump. The conductor bump is positioned between the second substrate surface and the first chip surface to create a space. The conductor bump is used for transferring a signal from the sensor chip to the substrate. An acoustic opening passing through the substrate is formed.Type: GrantFiled: July 14, 2008Date of Patent: August 13, 2013Assignee: Industrial Technology Research InstituteInventors: Tzong-Che Ho, Jason Pan, Pin Chang, Chin-Horng Wang, Jung-Tai Chen, Hsin-Li Lee, Kai-Hsiang Yen
-
Patent number: 8501545Abstract: In a reflow process for connecting a semiconductor die and a package substrate, the temperature gradient and thus the thermally induced mechanical forces in a sensitive metallization system of the semiconductor die may be reduced during the cooling phase. To this end, one or more heating intervals may be introduced into the cooling phase, thereby efficiently reducing the temperature difference. In other cases, the central region may additionally be cooled by providing appropriate locally restricted mechanisms, such as a locally restricted gas flow and the like. Consequently, desired short overall process times may be obtain without contributing to increased yield losses when processing sophisticated metallization systems on the basis of a lead-free contact regime.Type: GrantFiled: December 8, 2010Date of Patent: August 6, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Michael Grillberger, Matthias Lehr, Rainer Giedigkeit
-
Patent number: 8502363Abstract: A semiconductor device package including a substrate, first and second solder joints, a die pad, leads and enhancement elements surrounding the die pad, a chip electrically connected to the leads, and a package body encapsulating the chip, portions of the leads, and portions of the enhancement elements, but leaving exposed at least a side surface of each enhancement element. Side surfaces of the enhancement elements and the package body are coplanar. The substrate includes first pads corresponding to the leads and second pads corresponding to the enhancement elements. The first solder joints are disposed between the first pads and the leads. The second solder joints are disposed between the second pads and the enhancement elements. The second solder joints contact side surfaces of the enhancement elements. The surface area of the second pads is greater than the surface area of the corresponding enhancement elements.Type: GrantFiled: March 28, 2012Date of Patent: August 6, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Po-Shing Chiang, Ping-Cheng Hu, Yu-Fang Tsai
-
Patent number: 8497584Abstract: A new method is provided for the creation of a solder bump. Conventional methods are initially followed, creating a patterned layer of Under Bump Metal over the surface of a contact pad. A layer of photoresist is next deposited, this layer of photoresist is patterned and developed creating a resist mask having a T-shape opening aligned with the contact pad. This T-shaped opening is filled with a solder compound, creating a T-shaped layer of solder compound on the surface of the layer of UBM. The layer of photoresist is removed, exposing the created T-shaped layer of solder compound, further exposing the layer of UBM. The layer of UBM is etched using the T-shaped layer of solder compound as a mask. Reflow of the solder compound results in creating a solder ball.Type: GrantFiled: March 26, 2004Date of Patent: July 30, 2013Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yen-Ming Chen, Chia-Fu Lin, Shun-Liang Hsu, Kai-Ming Ching, Hsin-Hui Lee, Chao-Yuan Su, Li-Chih Chen
-
Patent number: 8491982Abstract: Provided is an apparatus for manufacturing a bonding structure, a bonding structure, and a method of fabricating the same. The bonding structure includes a pad including an upper surface with a first area, a ball adhered to the upper surface of the pad, and a wire extending from the ball. An adhesion surface of the ball adhered to the pad may have substantially the same shape as that of the upper surface of the pad.Type: GrantFiled: January 19, 2011Date of Patent: July 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Eunchul Ahn, Yun-Rae Cho, TaeSung Yoon, Youngmin Lee
-
Patent number: 8487434Abstract: A method for manufacturing an integrated circuit package system includes: providing a base device; attaching a base interconnect to the base device; applying an encapsulant over the base device and the base interconnect; and forming a re-routing film over the encapsulant, the base device, and the base interconnect for connectivity without a substrate.Type: GrantFiled: September 3, 2010Date of Patent: July 16, 2013Assignee: Stats Chippac Ltd.Inventors: Heap Hoe Kuan, Seng Guan Chow, Rui Huang
-
Patent number: 8482134Abstract: A stackable package is placed within a mold during an encapsulation operation. A compliant surface, e.g., of a compliant film, of the mold is pressed down on upper interconnection balls of the stackable package to force upper portions of the upper interconnection balls into the mold. However, lower portions of the upper interconnection balls are exposed within a space between the compliant surface and a substrate of the stackable package. The space is filled with a dielectric material to form a package body. The package body is formed while at the same time exposing the upper portions of upper interconnection balls from the package body in a single encapsulation operation. By avoiding selective removal of the package body to expose the upper interconnection balls, the number of operations as well as cost to manufacture the stackable package is minimized.Type: GrantFiled: November 1, 2010Date of Patent: July 9, 2013Assignee: Amkor Technology, Inc.Inventors: Robert Francis Darveaux, Roger D. St. Amand, Vladimir Perelman
-
Patent number: 8482137Abstract: One aspect of the present invention is a method of mounting a semiconductor chip having: a step of forming a resin coating on a surface of a path connecting a bonding pad on a surface of a semiconductor chip and an electrode pad formed on a surface of an insulating base material; a step of forming, by laser beam machining, a wiring gutter having a depth that is equal to or greater than a thickness of the resin coating along the path for connecting the bonding pad and the electrode pad; a step of depositing a plating catalyst on a surface of the wiring gutter; a step of removing the resin coating; and a step of forming an electroless plating coating only at a site where the plating catalyst remains.Type: GrantFiled: January 26, 2010Date of Patent: July 9, 2013Assignee: Panasonic CorporationInventors: Shingo Yoshioka, Hiroaki Fujiwara
-
Patent number: 8481861Abstract: A die having a base formed of a first material is connected to a board having a base formed of a second material. An interposer having a coefficient of thermal expansion intermediate coefficients of thermal expansion of the first and second materials is positioned between the die and the board.Type: GrantFiled: June 9, 2011Date of Patent: July 9, 2013Assignee: Hamilton Sundstrand CorporationInventors: Robert C. Cooney, Joseph M. Wilkinson
-
Patent number: RE44562Abstract: A flip chip interconnect has a tapering interconnect structure, and the area of contact of the interconnect structure with the site on the substrate metallization is less than the area of contact of the interconnect structure with the die pad. A solder mask has an opening over the interconnect site, and the solder mask makes contact with the interconnect structure, or is in close proximity to the interconnect structure, at the margin of the opening. The flip chip interconnect is provided with an underfill. During the underfill process, the contact (or near proximity) of the solder mask with the interconnect structure interferes with flow of the underfill material toward the substrate adjacent the site, resulting in formation of a void left unfilled by the underfill, adjacent the contact of the interconnect structure with the site on the substrate metallization. The void can help provide relief from strain induced by changes in temperature of the system.Type: GrantFiled: July 26, 2012Date of Patent: October 29, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Rajendra D. Pendse, KyungOe Kim, TaeWoo Kang