Epitaxial Deposition Of Group Iii-v Compound (epo) Patents (Class 257/E21.097)
E Subclasses
-
Patent number: 11911892Abstract: Example methods and devices for touch-down detection for a robotic device are described herein. In an example embodiment, a computing system may receive a force signal due to a force experienced at a limb of a robotic device. The system may receive an output signal from a sensor of the end component of the limb. Responsive to the received signals, the system may determine whether the force signal satisfies a first threshold and determine whether the output signal satisfies a second threshold. Based on at least one of the force signal satisfying the first threshold or the output signal satisfying the second threshold, the system of the robotic device may provide a touch-down output indicating touch-down of the end component of the limb with a portion of an environment.Type: GrantFiled: November 2, 2021Date of Patent: February 27, 2024Assignee: Boston Dynamics, Inc.Inventors: Zachary Jackowski, Kevin Blankespoor, John Aaron Saunders, Francis M. Agresti
-
Patent number: 11677006Abstract: According to one embodiment, a nitride crystal includes first, second, and third nitride crystal regions. The third nitride crystal region includes Al, and is provided between the first and second nitride crystal regions. A third oxygen concentration in the third nitride crystal region is greater than a first oxygen concentration in the first nitride crystal region and greater than a second oxygen concentration in the second nitride crystal region. A third carbon concentration in the third nitride crystal region is greater than a first carbon concentration in the first nitride crystal region and greater than a second carbon concentration in the second nitride crystal region. A <0001> direction of the first nitride crystal region is one of a first orientation from the second nitride crystal region toward the first nitride crystal region or a second orientation from the first nitride crystal region toward the second nitride crystal region.Type: GrantFiled: January 5, 2021Date of Patent: June 13, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, OSAKA UNIVERSITYInventors: Toshiki Hikosaka, Shinya Nunoue, Tomoyuki Tanikawa, Ryuji Katayama, Masahiro Uemukai
-
Patent number: 11233377Abstract: A method of forming a flip chip backside Vertical Cavity Surface Emitting Laser (VCSEL) package comprising: forming a VCSEL pillar array; applying a dielectric layer to the VCSEL pillar array, the dielectric layer filling trenches in between pillars forming the VCSEL pillar array and covering the pillars; planarizing the VCSEL pillar array to remove the dielectric layer covering the pillars exposing a metal layer on a top surface of the pillars; applying a metal coating on the metal layer on a top surface of the pillars, the metal layer defining a contact pattern of the VCSEL pillar array; and applying solder on the metal coating to flip chip mount the VCSEL pillar array to a substrate package.Type: GrantFiled: January 28, 2019Date of Patent: January 25, 2022Assignee: OEPIC SEMICONDUCTORS INC.Inventor: Yi-Ching Pao
-
Patent number: 10217673Abstract: Embodiments of the present disclosure are directed toward an integrated circuit (IC) die. In embodiments, an IC die may include a semiconductor substrate and a buffer layer disposed over the semiconductor substrate. The buffer layer may have a plurality of openings formed therein. In embodiments, the IC die may further include a plurality of group III-Nitride structures. Individual group III-Nitride structures of the plurality of group III-Nitride structures may include a lower portion disposed in a respective opening of the plurality of openings and an upper portion disposed over the respective opening. In embodiments, the upper portion may include a base extending radially from sidewalls of the respective opening over a surface of the buffer layer to form a perimeter around the respective opening. Other embodiments may be described and/or claimed.Type: GrantFiled: December 17, 2014Date of Patent: February 26, 2019Assignee: Intel CorporationInventors: Sansaptak Dasgupta, Han Wui Then, Marko Radosavljevic, Sanaz K. Gardner, Seung Hoon Sung, Robert S. Chau, Ravi Pillarisetty
-
Patent number: 9634184Abstract: An optoelectronic semiconductor component includes a layer stack based on a nitride compound semiconductor and has an n-type semiconductor region , a p-type semiconductor region and an active layer arranged between the n-type semiconductor region and the p-type semiconductor region. In order to form an electron barrier, the p-type semiconductor region includes a layer sequence having a plurality of p-doped layers composed of AlxInyGa1?x?yN where 0<=x<=1, 0<=y<=1 and x+y<=1. The layer sequence includes a first p-doped layer having an aluminum proportion x1>=0.5 and a thickness of not more than 3 nm, and the first p-doped layer, at a side facing away from the active layer, is succeeded by at least a second p-doped layer having an aluminum proportion x2<x1 and a third p-doped layer having an aluminum proportion x3<x2.Type: GrantFiled: October 9, 2014Date of Patent: April 25, 2017Assignee: OSRAM Opto Semiconductors GmbHInventors: Adrian Stefan Avramescu, Teresa Wurm, Jelena Ristic, Alvaro Gomez-Iglesias
-
Patent number: 9444019Abstract: A method for making a light-emitting device is provided. The method comprises the steps of providing a substrate, forming a nucleation layer on the substrate, forming a semiconductor stack on the nucleation layer, and separating the semiconductor stack from the nucleation layer to expose the nucleation layer.Type: GrantFiled: September 21, 2015Date of Patent: September 13, 2016Assignee: EPISTAR CORPORATIONInventors: Shih-Chang Lee, Rong-Ren Lee, Meng-Yang Chen
-
Patent number: 8946032Abstract: A power device manufacturing method is provided. The power device manufacturing method may perform patterning of regions on which a source electrode and a drain electrode are to be formed, may regrow n+-gallium nitride (GaN) and p+-GaN in the patterned regions and thus, a thin film crystal may not be damaged. Also, a doping concentration of n+-GaN or p+-GaN may be adjusted, an ohmic resistance in the source electrode region and the drain electrode region may decrease, and a current density may increase. The power device manufacturing method may regrow n+-GaN and p+-GaN at a high temperature after an n-GaN layer and a p-GaN layer are patterned. Accordingly, a thin film crystal may not be damaged and thus, a reliability may be secured, and an annealing process may not be additionally performed and thus, a process may be simplified and a cost may be reduced.Type: GrantFiled: July 6, 2012Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jae Hoon Lee
-
Patent number: 8916445Abstract: Semiconductor devices with reduced substrate defects and methods of manufacture are disclosed. The method includes forming a dielectric material on a substrate. The method further includes forming a shallow trench structure and deep trench structure within the dielectric material. The method further includes forming a material within the shallow trench structure and deep trench structure. The method further includes forming active areas of the material separated by shallow trench isolation structures. The shallow trench isolation structures are formed by: removing the material from within the deep trench structure and portions of the shallow trench structure to form trenches; and depositing an insulator material within the trenches.Type: GrantFiled: August 16, 2013Date of Patent: December 23, 2014Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 8872238Abstract: The present invention is related to a method for manufacturing a low defect interface between a dielectric material and an III-V compound. More specifically, the present invention relates to a method for manufacturing a passivated interface between a dielectric material and an III-V compound. The present invention is also directed to a device comprising a low defect interface between a dielectric material and an III-V compound that has improved performance.Type: GrantFiled: October 17, 2012Date of Patent: October 28, 2014Assignee: IMECInventor: Clement Merckling
-
Patent number: 8872308Abstract: III-N material grown on a silicon substrate includes a single crystal rare earth oxide layer positioned on a silicon substrate. The rare earth oxide is substantially crystal lattice matched to the surface of the silicon substrate. A first layer of III-N material is positioned on the surface of the rare earth oxide layer. An inter-layer of aluminum nitride (AlN) is positioned on the surface of the first layer of III-N material and an additional layer of III-N material is positioned on the surface of the inter-layer of aluminum nitride. The inter-layer of aluminum nitride and the additional layer of III-N material are repeated n-times to reduce or engineer strain in a final III-N layer. A cap layer of AlN is grown on the final III-N layer and a III-N layer of material with one of an LED structure and an HEMT structure is grown on the AlN cap layer.Type: GrantFiled: February 20, 2013Date of Patent: October 28, 2014Assignee: Translucent, Inc.Inventors: Erdem Arkun, Michael Lebby, Andrew Clark, Rytis Dargis
-
Patent number: 8871556Abstract: In a method for making a GaN article, an epitaxial nitride layer is deposited on a single-crystal substrate. A 3D nucleation GaN layer is grown on the epitaxial nitride layer by HVPE under a substantially 3D growth mode. A GaN transitional layer is grown on the 3D nucleation layer by HVPE under a condition that changes the growth mode from the substantially 3D growth mode to a substantially 2D growth mode. A bulk GaN layer is grown on the transitional layer by HVPE under the substantially 2D growth mode. A polycrystalline GaN layer is grown on the bulk GaN layer to form a GaN/substrate bi-layer. The GaN/substrate bi-layer may be cooled from the growth temperature to an ambient temperature, wherein GaN material cracks laterally and separates from the substrate, forming a free-standing article.Type: GrantFiled: December 17, 2013Date of Patent: October 28, 2014Assignee: Kyma Technologies, Inc.Inventors: Edward Preble, Lianghong Liu, Andrew D. Hanser, N. Mark Williams, Xueping Xu
-
Patent number: 8815712Abstract: A treatment is performed on a surface of a first semiconductor region, wherein the treatment is performed using process gases including an oxygen-containing gas and an etching gas for etching the semiconductor material. An epitaxy is performed to grow a second semiconductor region on the surface of the first semiconductor region.Type: GrantFiled: March 7, 2012Date of Patent: August 26, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Tien Wan, You-Ru Lin, Yi-Jing Lee, Cheng-Hsien Wu, Chih-Hsin Ko, Clement Hsingjen Wann
-
Patent number: 8742428Abstract: Methods of forming ternary III-nitride materials include epitaxially growing ternary III-nitride material on a substrate in a chamber. The epitaxial growth includes providing a precursor gas mixture within the chamber that includes a relatively high ratio of a partial pressure of a nitrogen precursor to a partial pressure of one or more Group III precursors in the chamber. Due at least in part to the relatively high ratio, a layer of ternary III-nitride material may be grown to a high final thickness with small V-pit defects therein. Semiconductor structures including such ternary III-nitride material layers are fabricated using such methods.Type: GrantFiled: October 24, 2012Date of Patent: June 3, 2014Assignee: SoitecInventors: Christophe Figuet, Pierre Tomasini
-
Patent number: 8735905Abstract: Provided is a method for producing inexpensive and high-quality aluminum nitride crystals. Gas containing N atoms is introduced into a melt of a Ga—Al alloy, whereby aluminum nitride crystals are made to epitaxially grow on a seed crystal substrate in the melt of the Ga—Al alloy. A growth temperature of aluminum nitride crystals is set at not less than 1000 degrees C. and not more than 1500 degrees C., thereby allowing GaN to be decomposed into Ga metal and nitrogen gas.Type: GrantFiled: July 14, 2011Date of Patent: May 27, 2014Assignees: Sumitomo Metal Mining Co., Ltd., Tohoku UniversityInventors: Hiroyuki Fukuyama, Masayoshi Adachi, Akikazu Tanaka, Kazuo Maeda
-
Patent number: 8685773Abstract: A method for making a semiconductor epitaxial structure is provided. The method includes growing a substrate having an epitaxial growth surface, placing a carbon nanotube layer on the epitaxial growth surface, epitaxially growing a doped semiconductor epitaxial layer on the epitaxial growth surface. The carbon nanotube layer can be suspended above the epitaxial growth surface.Type: GrantFiled: October 18, 2011Date of Patent: April 1, 2014Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Yang Wei, Shou-Shan Fan
-
Patent number: 8680581Abstract: The present invention provides a method for producing a Group III nitride semiconductor. The method includes forming a groove in a surface of a growth substrate through etching; forming a buffer film on the groove-formed surface of the growth substrate through sputtering; heating, in an atmosphere containing hydrogen and ammonia, the substrate to a temperature at which a Group III nitride semiconductor of interest is grown; and epitaxially growing the Group III nitride semiconductor on side surfaces of the groove at the growth temperature. The thickness of the buffer film or the growth temperature is regulated so that the Group III nitride semiconductor is grown primarily on the side surfaces of the groove in a direction parallel to the main surface of the growth substrate.Type: GrantFiled: December 23, 2009Date of Patent: March 25, 2014Assignee: Toyoda Gosei Co., Ltd.Inventors: Naoyuki Nakada, Koji Okuno, Yasuhisa Ushida
-
Patent number: 8664028Abstract: (a) On a growth substrate, a void-containing layer that is made of a group III nitride compound semiconductor and contains voids is formed. (b) On the void-containing layer, an n-type layer that is made of an n-type group III nitride compound semiconductor and serves to close the voids is formed. (c) On the n-type layer, an active layer made of a group III nitride compound semiconductor is formed. (d) On the active layer, a p-type layer made of a p-type group III nitride compound semiconductor is formed. (e) A support substrate is bonded above the p-type layer. (f) The growth substrate is peeled off at the boundary where the voids are produced. In the above step (a) or (b), the supply of at least part of the materials that form the layer is decreased, while heating, before the voids are closed.Type: GrantFiled: March 9, 2012Date of Patent: March 4, 2014Assignee: Stanley Electric Co., Ltd.Inventors: Yasuyuki Shibata, Ji-Hao Liang
-
Patent number: 8658449Abstract: A method of manufacturing a semiconductor layer with which inactivation of impurity is able to be inhibited by a simple method, a semiconductor layer in which inactivation of impurity is inhibited, a method of manufacturing a laser diode with which inactivation of impurity is able to be inhibited by a simple method, and a laser diode including a semiconductor layer in which inactivation of impurity is inhibited are provided. In the method of manufacturing a semiconductor layer, after a semiconductor layer is formed by epitaxial growth with the use of AsH3, supply of AsH3 is stopped without separately supplying new gas when process temperature is 500 deg C. or more.Type: GrantFiled: March 31, 2010Date of Patent: February 25, 2014Assignee: Sony CorporationInventors: Naoki Jogan, Takahiro Arakida
-
Patent number: 8652958Abstract: A vertical geometry light emitting diode with a strain relieved superlattice layer on a substrate comprising doped AlXInYGa1-X-YN. A first doped layer is on the strain relieved superlattice layer AlXInYGa1-X-YN and the first doped layer has a first conductivity. A multilayer quantum well is on the first doped layer comprising alternating layers quantum wells and barrier layers. The multilayer quantum well terminates with a barrier layer on each side thereof. A second doped layer is on the quantum well wherein the second doped layer comprises AlXInYGa1-X-YN and said second doped layer has a different conductivity than said first doped layer. A contact layer is on the third doped layer and the contact layer has a different conductivity than the third doped layer. A metallic contact is in a vertical geometry orientation.Type: GrantFiled: September 7, 2011Date of Patent: February 18, 2014Assignee: Nitek, Inc.Inventor: Asif Khan
-
Patent number: 8652948Abstract: During the growth of a nitride semiconductor crystal on a nonpolar face nitride substrate, such as an m-face, the gas that constitutes the main flow in the process of heating up to a relatively high temperature range, before growth of the nitride semiconductor layer, (the atmosphere to which the main nitride face of the substrate is exposed) and the gas that constitutes the main flow until growth of first and second nitride semiconductor layers is completed (the atmosphere to which the main nitride face of the substrate is exposed) are primarily those that will not have an etching effect on the nitride, while no Si source is supplied at the beginning of growth of the nitride semiconductor layer. Therefore, nitrogen atoms are not desorbed from near the nitride surface of the epitaxial substrate, thus suppressing the introduction of defects into the epitaxial film. This also makes epitaxial growth possible with a surface morphology of excellent flatness.Type: GrantFiled: November 20, 2008Date of Patent: February 18, 2014Assignee: Mitsubishi Chemical CorporationInventors: Hideyoshi Horie, Kaori Kurihara
-
Patent number: 8647904Abstract: Provided is a method for manufacturing a nitride semiconductor device, including the steps of: forming an AlNO buffer layer containing at least aluminum, nitrogen, and oxygen on a substrate; and forming a nitride semiconductor layer on the AlNO buffer layer, wherein, in the step of forming the AlNO buffer layer, the AlNO buffer layer is formed by a reactive sputtering method using aluminum as a target in an atmosphere to and from which nitrogen gas and oxygen gas are continuously introduced and exhausted, and the atmosphere is an atmosphere in which a ratio of a flow rate of the oxygen gas to a sum of a flow rate of the nitrogen gas and the flow rate of the oxygen gas is not more than 0.5%.Type: GrantFiled: February 23, 2011Date of Patent: February 11, 2014Assignee: Sharp Kabushiki KaishaInventors: Masahiro Araki, Takaaki Utsumi, Masahiko Sakata
-
Patent number: 8647929Abstract: Semiconductor devices and methods of manufacturing thereof are disclosed. A preferred embodiment includes a semiconductor device comprising a workpiece, the workpiece including a first region and a second region proximate the first region. A first material is disposed in the first region, and at least one region of a second material is disposed within the first material in the first region, the second material comprising a different material than the first material. The at least one region of the second material increases a first stress of the first region.Type: GrantFiled: February 9, 2010Date of Patent: February 11, 2014Assignee: Infineon Technologies AGInventor: Jin-Ping Han
-
Patent number: 8647901Abstract: There is provided a method of forming a nitride semiconductor layer, including the steps of firstly providing a substrate on which a patterned epitaxy layer with a pier structure is formed. A protective layer is then formed on the patterned epitaxy layer, exposing a top surface of the pier structure. Next, a nitride semiconductor layer is formed over the patterned epitaxy layer connected to the nitride semiconductor layer through the pier structure, wherein the nitride semiconductor layer, the pier structure, and the patterned epitaxy layer together form a space exposing a bottom surface of the nitride semiconductor layer. Thereafter, a weakening process is performed to remove a portion of the bottom surface of the nitride semiconductor layer and to weaken a connection point between the top surface of the pier structure and the nitride semiconductor layer. Finally, the substrate is separated from the nitride semiconductor layer through the connection point.Type: GrantFiled: June 11, 2008Date of Patent: February 11, 2014Assignee: Industrial Technology Research InstituteInventors: Yih-Der Guo, Chih-Ming Lai, Jenq-Dar Tsay, Po-Chun Liu
-
Patent number: 8637848Abstract: In a method for making a GaN article, an epitaxial nitride layer is deposited on a single-crystal substrate. A 3D nucleation GaN layer is grown on the epitaxial nitride layer by HVPE under a substantially 3D growth mode. A GaN transitional layer is grown on the 3D nucleation layer by HVPE under a condition that changes the growth mode from the substantially 3D growth mode to a substantially 2D growth mode. A bulk GaN layer is grown on the transitional layer by HVPE under the substantially 2D growth mode. A polycrystalline GaN layer is grown on the bulk GaN layer to form a GaN/substrate bi-layer. The GaN/substrate bi-layer may be cooled from the growth temperature to an ambient temperature, wherein GaN material cracks laterally and separates from the substrate, forming a free-standing article.Type: GrantFiled: December 6, 2012Date of Patent: January 28, 2014Assignee: Kyma Technologies, Inc.Inventors: Edward Preble, Lianghong Liu, Andrew D. Hanser, N. Mark Williams, Xueping Xu
-
Patent number: 8633569Abstract: III-N material grown on a silicon substrate includes a single crystal rare earth oxide layer positioned on a silicon substrate. The rare earth oxide is substantially crystal lattice matched to the surface of the silicon substrate. A first layer of III-N material is positioned on the surface of the rare earth oxide layer. An inter-layer of aluminum nitride (AlN) is positioned on the surface of the first layer of III-N material and an additional layer of III-N material is positioned on the surface of the inter-layer of aluminum nitride. The inter-layer of aluminum nitride and the additional layer of III-N material are repeated n-times to reduce or engineer strain in a final III-N layer.Type: GrantFiled: January 16, 2013Date of Patent: January 21, 2014Assignee: Translucent, Inc.Inventors: Erdem Arkun, Michael Lebby, Andrew Clark, Rytis Dargis
-
Patent number: 8617945Abstract: A stacking fault and twin blocking barrier for forming a III-V device layer on a silicon substrate and the method of manufacture is described. Embodiments of the present invention enable III-V InSb device layers with defect densities below 1×108 cm?2 to be formed on silicon substrates. In an embodiment of the present invention, a buffer layer is positioned between a III-V device layer and a silicon substrate to glide dislocations. In an embodiment of the present invention, GaSb buffer layer is selected on the basis of lattice constant, band gap, and melting point to prevent many lattice defects from propagating out of the buffer into the III-V device layer. In a specific embodiment, a III-V InSb device layer is formed directly on the GaSb buffer.Type: GrantFiled: February 3, 2012Date of Patent: December 31, 2013Assignee: Intel CorporationInventors: Mantu K. Hudait, Mohamad A. Shaheen, Loren A. Chow, Peter G. Tolchinsky, Joel M. Fastenau, Dmitri Loubychev, Amy W. K. Liu
-
Patent number: 8592823Abstract: A compound semiconductor device includes: a substrate; a GaN compound semiconductor multilayer structure disposed over the substrate; and a stress relief layer which is AlN-based and which is disposed between the substrate and the GaN compound semiconductor multilayer structure, wherein a surface of the stress relief layer that is in contact with the GaN compound semiconductor multilayer structure includes recesses that have a depth of 5 nm or more and that are formed at a number density of 2×1010 cm?2 or more.Type: GrantFiled: July 13, 2012Date of Patent: November 26, 2013Assignee: Fujitsu LimitedInventors: Junji Kotani, Tetsuro Ishiguro, Shuichi Tomabechi
-
Patent number: 8592298Abstract: A method for fabricating edge termination structures in gallium nitride (GaN) materials includes providing a n-type GaN substrate having a first surface and a second surface, forming an n-type GaN epitaxial layer coupled to the first surface of the n-type GaN substrate, and forming a growth mask coupled to the n-type GaN epitaxial layer. The method further includes patterning the growth mask to expose at least a portion of the n-type GaN epitaxial layer, and forming at least one p-type GaN epitaxial structure coupled to the at least a portion of the n-type GaN epitaxial layer. The at least one p-type GaN epitaxial structure comprises at least one portion of an edge termination structure. The method additionally includes forming a first metal structure electrically coupled to the second surface of the n-type GaN substrate.Type: GrantFiled: December 22, 2011Date of Patent: November 26, 2013Assignee: Avogy, Inc.Inventors: Linda Romano, David P. Bour, Andrew Edwards, Hui Nie, Isik C. Kizilyalli, Richard J. Brown, Thomas R. Prunty
-
Patent number: 8557622Abstract: Exemplary embodiments provide semiconductor nanowires and nanowire devices/applications and methods for their formation. In embodiments, in-plane nanowires can be epitaxially grown on a patterned substrate, which are more favorable than vertical ones for device processing and three-dimensional (3D) integrated circuits. In embodiments, the in-plane nanowire can be formed by selective epitaxy utilizing lateral overgrowth and faceting of an epilayer initially grown in a one-dimensional (1D) nanoscale opening. In embodiments, optical, electrical, and thermal connections can be established and controlled between the nanowire, the substrate, and additional electrical or optical components for better device and system performance.Type: GrantFiled: September 1, 2011Date of Patent: October 15, 2013Assignee: STC.UNMInventors: Seung Chang Lee, Steven R. J. Brueck
-
Patent number: 8524581Abstract: Methods and apparatus for depositing thin films incorporating the use of a surfactant are described. Methods and apparatuses include a deposition process and system comprising multiple isolated processing regions which enables rapid repetition of sub-monolayer deposition of thin films. The use of surfactants allows the deposition of high quality epitaxial films at lower temperatures having low values of surface roughness. The deposition of Group III-V thin films such as GaN is used as an example.Type: GrantFiled: December 29, 2011Date of Patent: September 3, 2013Assignee: Intermolecular, Inc.Inventors: Philip A. Kraus, Boris Borisov, Thai Cheng Chua, Sandeep Nijhawan, Yoga Saripalli
-
Patent number: 8524614Abstract: The present disclosure reduces and, in some instances, eliminates the density of interface states in III-V compound semiconductor materials by providing a thin crystalline interlayer onto an upper surface of a single crystal III-V compound semiconductor material layer to protect the crystallinity of the single crystal III-V compound semiconductor material layer's surface atoms prior to further processing of the structure.Type: GrantFiled: November 29, 2010Date of Patent: September 3, 2013Assignee: International Business Machines CorporationInventors: Kuen-Ting Shiu, Dechao Guo, Shu-Jen Han, Edward W. Kiewra, Masaharu Kobayashi
-
Patent number: 8435879Abstract: Group III (Al, Ga, In)N single crystals, articles and films useful for producing optoelectronic devices (such as light emitting diodes (LEDs), laser diodes (LDs) and photodetectors) and electronic devices (such as high electron mobility transistors (HEMTs)) composed of III-V nitride compounds, and methods for fabricating such crystals, articles and films.Type: GrantFiled: November 30, 2006Date of Patent: May 7, 2013Assignee: Kyma Technologies, Inc.Inventors: Andrew D. Hanser, Lianghong Liu, Edward A. Preble, Denis Tsvetkov, Nathaniel Mark Williams, Xueping Xu
-
Patent number: 8435820Abstract: A circuit structure includes a substrate and a film over the substrate and including a plurality of portions allocated as a plurality of rows. Each of the plurality of rows of the plurality of portions includes a plurality of convex portions and a plurality of concave portions. In each of the plurality of rows, the plurality of convex portions and the plurality of concave portions are allocated in an alternating pattern.Type: GrantFiled: March 12, 2012Date of Patent: May 7, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Ding-Yuan Chen
-
Patent number: 8420439Abstract: A method of producing a radiation-emitting thin film component includes providing a substrate, growing nanorods on the substrate, growing a semiconductor layer sequence with at least one active layer epitaxially on the nanorods, applying a carrier to the semiconductor layer sequence, and detaching the semiconductor layer sequence and the carrier from the substrate by at least partial destruction of the nanorods.Type: GrantFiled: October 19, 2009Date of Patent: April 16, 2013Assignee: OSRAM Opto Semiconductors GmbHInventors: Hans-Jürgen Lugauer, Klaus Streubel, Martin Strassburg, Reiner Windisch, Karl Engl
-
Patent number: 8415751Abstract: A method to reduce contact resistance of n-channel transistors by using a III-V semiconductor interlayer in source and drain is generally presented. In this regard, a device is introduced comprising an n-type transistor with a source region and a drain region a first interlayer dielectric layer adjacent the transistor, a trench through the first interlayer dielectric layer to the source region, and a conductive source contact in the trench, the source contact being separated from the source region by a III-V semiconductor interlayer. Other embodiments are also disclosed and claimed.Type: GrantFiled: December 30, 2010Date of Patent: April 9, 2013Assignee: Intel CorporationInventors: Niloy Mukherjee, Gilbert Dewey, Marko Radosavljevic, Robert S. Chau, Matthew V. Metz
-
Patent number: 8410523Abstract: Exemplary embodiments provide high-quality layered semiconductor devices and methods for their fabrication. The high-quality layered semiconductor device can be formed in planar with low defect densities and with strain relieved through a plurality of arrays of misfit dislocations formed at the interface of highly lattice-mismatched layers of the device. The high-quality layered semiconductor device can be formed using various materials systems and can be incorporated into various opto-electronic and electronic devices. In an exemplary embodiment, an emitter device can include monolithic quantum well (QW) lasers directly disposed on a SOI or silicon substrate for waveguide coupled integration. In another exemplary embodiment, a superlattice (SL) photodetector and its focal plane array can include a III-Sb active region formed over a large GaAs substrate using SLS technologies.Type: GrantFiled: December 10, 2008Date of Patent: April 2, 2013Inventors: Diana L. Huffaker, Larry R. Dawson, Ganesh Balakrishnan
-
Publication number: 20130072005Abstract: To provide a method for manufacturing a nitride semiconductor substrate capable of reducing a cleavage during slicing of a nitride semiconductor single crystal, and capable of improving a yield rate of the nitride semiconductor substrate, comprising: growing a nitride semiconductor single crystal on a seed crystal substrate by vapor phase epitaxy; grinding an outer peripheral surface of the grown nitride semiconductor single crystal; and slicing the nitride semiconductor single crystal with its outer peripheral surface ground, wherein a grinding amount of the outer peripheral surface of the nitride semiconductor single crystal in the step of grinding is 1.5 mm or more.Type: ApplicationFiled: August 29, 2012Publication date: March 21, 2013Applicant: HITACHI CABLE, LTDInventor: Hajime FUJIKURA
-
Patent number: 8383439Abstract: The present invention provides an apparatus for manufacturing a group-III nitride semiconductor layer having high crystallinity. An embodiment of the present invention provides an apparatus for manufacturing a group-III nitride semiconductor layer on a substrate 11 using a sputtering method. The apparatus includes: a chamber 41; a target 47 that is arranged in the chamber 41 and includes a group-III element; a first plasma generating means 51 that generates a first plasma for sputtering the target 47 to supply raw material particles to the substrate 11; a second plasma generating means 52 that generates a second plasma including a nitrogen element; and a control means that controls the first plasma generating means 51 and the second plasma generating means 52 to alternately generate the first plasma and the second plasma in the chamber 41.Type: GrantFiled: October 23, 2008Date of Patent: February 26, 2013Assignee: Showa Denko K.K.Inventors: Yasunori Yokoyama, Takehiko Okabe, Hisayuki Miki
-
Patent number: 8361869Abstract: The present application discloses a method for manufacturing a gate-all-around field effect transistor, comprising the steps of: forming a suspended fin in a semiconductor substrate; forming a gate stack around the fin; and forming source/drain regions in the fin on both sides of the gate stack, wherein an isolation dielectric layer is formed in a portion of the semiconductor substrate which is adjacent to bottom of both the fin and the gate stack. The present invention relates to a method for manufacturing a gate-all-around device on a bulk silicon substrate, which suppress a self-heating effect and a floating-body effect of the SOI substrate, and lower a manufacture cost. The inventive method is a conventional top-down process with respect to a reference plane, which can be implemented as a simple manufacture process, and is easy to be integrated into and compatible with a planar CMOS process. The inventive method suppresses a short channel effect and promotes miniaturization of MOSFETs.Type: GrantFiled: February 17, 2011Date of Patent: January 29, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huajie Zhou, Yi Song, Qiuxia Xu
-
Publication number: 20130012002Abstract: A method for producing a semiconductor optical integrated device includes the steps of forming a substrate product including first and second stacked semiconductor layer portions; forming a first mask on the first and second stacked semiconductor layer portions, the first mask including a stripe-shaped first pattern region and a second pattern region, the second pattern region including a first end edge; forming a stripe-shaped mesa structure; removing the second pattern region of the first mask; forming a second mask on the second stacked semiconductor layer portion; and selectively growing a buried semiconductor layer with the first and second masks. The second mask includes a second end edge separated from the first end edge of the first mask, the second end edge being located on the side of the second stacked semiconductor layer portion in the predetermined direction with respect to the first end edge of the first mask.Type: ApplicationFiled: June 29, 2012Publication date: January 10, 2013Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Yoshihiro YONEDA, Hirohiko KOBAYASHI, Kenji KOYAMA, Masaki YANAGISAWA, Kenji HIRATSUKA
-
Patent number: 8349078Abstract: The present method of forming a nitride semiconductor epitaxial layer includes the steps of growing at least one layer of nitride semiconductor epitaxial layer on a nitride semiconductor substrate having a dislocation density lower than or equal to 1×107 cm?2 with a chemical decomposition layer interposed therebetween, the chemical decomposition layer being chemically decomposed at least with either a gas or an electrolytic solution, and decomposing the chemical decomposition layer at least with either the gas or the electrolytic solution at least either during or after the step of growing the nitride semiconductor epitaxial layer, thereby separating the nitride semiconductor epitaxial layer from the nitride semiconductor substrate. A high-quality nitride semiconductor epitaxial layer suffering less damage when separated from the nitride semiconductor substrate is thereby formed.Type: GrantFiled: October 27, 2010Date of Patent: January 8, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hiromu Shiomi, Yu Saitoh, Kazuhide Sumiyoshi, Akihiro Hachigo, Makoto Kiyama, Seiji Nakahata
-
Patent number: 8334154Abstract: A method for producing quantum dots embedded in a matrix on a substrate includes the steps of: depositing a precursor on the substrate, the precursor including at least one first metal or a metal compound; contacting the deposited precursor and uncovered areas of the substrate with a gas-phase reagent including at least one second metal and/or a chalcogen; and initiating a chemical reaction between the precursor and the reagent by raising a temperature thereof simultaneously with or subsequent to the contacting so that the matrix consists exclusively of elements of the reagent.Type: GrantFiled: December 11, 2007Date of Patent: December 18, 2012Assignee: Helmholtz-Zentrum Berlin Fuer Materialien und Energie GmbHInventors: David Fuertes Marón, Sebastian Lehmann, Sascha Sadewasser, Martha Christina Lux-Steiner
-
Publication number: 20120315742Abstract: A method for producing a nitride semiconductor device is disclosed. The method includes steps of: forming a channel layer, an InAlN doped layer sequentially on the substrate, raising a temperature of the substrate as supplying a gas source containing In, and/or another gas source containing Al, and growing GaN layer on the InAlN doped. Or, the method grows the channel layer, the InAlN layer, and another GaN layer sequentially on the substrate, raising the temperature of the substrate, and growing the GaN layer. These methods suppress the sublimation of InN from the InAlN layer.Type: ApplicationFiled: June 6, 2012Publication date: December 13, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Keiichi YUI, Ken NAKATA, Isao MAKABE, Tsuyoshi KOUCHI
-
Patent number: 8329571Abstract: Methods of forming ternary III-nitride materials include epitaxially growing ternary III-nitride material on a substrate in a chamber. The epitaxial growth includes providing a precursor gas mixture within the chamber that includes a relatively high ratio of a partial pressure of a nitrogen precursor to a partial pressure of one or more Group III precursors in the chamber. Due at least in part to the relatively high ratio, a layer of ternary III-nitride material may be grown to a high final thickness with small V-pit defects therein. Semiconductor structures including such ternary III-nitride material layers are fabricated using such methods.Type: GrantFiled: February 13, 2012Date of Patent: December 11, 2012Assignee: SoitecInventors: Christophe Figuet, Pierre Tomasini
-
Patent number: 8318612Abstract: The invention provides methods which can be applied during the epitaxial growth of two or more layers of Group III-nitride semiconductor materials so that the qualities of successive layer are successively improved. In preferred embodiments, surface defects interact with a protective layer of a protective material to form amorphous complex regions capable of preventing the further propagation of defects and dislocations. The invention also includes semiconductor structures fabricated by these methods.Type: GrantFiled: November 14, 2008Date of Patent: November 27, 2012Assignees: Soitec, Arizona Board of Regents for and on behalf of Arizona State UniversityInventors: Chantal Arena, Subhash Mahajan
-
Patent number: 8318515Abstract: A method of manufacturing an optoelectronic light emitting semiconductor device is provided where a Multi-quantum Well (MQW) subassembly is subjected to reduced temperature vapor deposition processing to form one or more of n-type or p-type layers over the MQW subassembly utilizing a plurality of precursors and an indium surfactant. The precursors and the indium surfactant are introduced into the vapor deposition process at respective flow rates with the aid of one or more carrier gases, at least one of which comprises H2. The indium surfactant comprises an amount of indium sufficient to improve crystal quality of the p-type layers formed during the reduced temperature vapor deposition processing and the respective precursor flow rates and the H2 content of the carrier gas are selected to maintain a mole fraction of indium from the indium surfactant to be less than approximately 1% in the n-type or p-type layers.Type: GrantFiled: December 8, 2009Date of Patent: November 27, 2012Assignee: Corning IncorporatedInventor: Rajaram Bhat
-
Patent number: 8314016Abstract: A low-defect gallium nitride structure including a first gallium nitride layer comprising a plurality of gallium nitride columns etched into the first gallium nitride layer and a first dislocation density; and a second gallium nitride layer that extends over the gallium nitride columns and comprises a second dislocation density, wherein the second dislocation density may be lower than the first dislocation density. In addition, a method for fabricating a gallium nitride semiconductor layer that includes masking an underlying gallium nitride layer with a mask that comprises an array of columns and growing the underlying gallium nitride layer through the columns and onto said mask using metal-organic chemical vapor deposition pendeo-epitaxy to thereby form a pendeo-epitaxial gallium nitride layer coalesced on said mask to form a continuous pendeo-epitaxial monocrystalline gallium nitride semiconductor layer.Type: GrantFiled: June 19, 2009Date of Patent: November 20, 2012Assignee: The United States of America as represented by the Secretary of the ArmyInventors: Tsvetanka S. Zheleva, Pankaj B. Shah, Michael A. Derenge, Daniel J. Ewing
-
Patent number: 8309986Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: May 13, 2011Date of Patent: November 13, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 8304791Abstract: A nitride-based semiconductor light emitting device having a structure capable of improving optical output performance, and methods of manufacturing the same are provided. The active layer may include a first barrier layer formed of InxGa(1-x)N (0.01?x?0.05) on a n-type semiconductor layer, a first diffusion barrier layer formed of InyGa(1-y)N (0?y<0.01) on the first barrier layer, and doped with an anti-defect agent including at least one of an N (nitrogen) element and a Si (silicon) element, a quantum well layer formed of InzGa(1-z)N (0.25?z?0.35) on the first diffusion barrier layer, a second diffusion barrier layer formed of InyGa(1-y)N (0?y<0.01) on the quantum well layer, and doped with an anti-defect agent including at least one of an N element and a Si element, and a second barrier layer formed of InxGa(1-x)N (0.01?x?0.05) on the second diffusion barrier layer.Type: GrantFiled: June 19, 2007Date of Patent: November 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Tan Sakong, Joong-kon Son, Ho-sun Paek, Sung-nam Lee
-
Patent number: 8294245Abstract: Affords a GaN single-crystal mass, a method of its manufacture, and a semiconductor device and method of its manufacture, whereby when the GaN single-crystal mass is being grown, and when the grown GaN single-crystal mass is being processed into a substrate or like form, as well as when an at least single-lamina semiconductor layer is being formed onto a single-crystal GaN mass in substrate form to manufacture semiconductor devices, cracking is controlled to a minimum. The GaN single-crystal mass 10 has a wurtzitic crystalline structure and, at 30° C., its elastic constant C11 is from 348 GPa to 365 GPa and its elastic constant C13 is from 90 GPa to 98 GPa; alternatively its elastic constant C11 is from 352 GPa to 362 GPa.Type: GrantFiled: June 10, 2010Date of Patent: October 23, 2012Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hideaki Nakahata, Shinsuke Fujiwara, Takashi Sakurada, Yoshiyuki Yamamoto, Seiji Nakahata, Tomoki Uemura