Comprising Layer Having Ferroelectric Properties (epo) Patents (Class 257/E21.208)
-
Patent number: 7851785Abstract: A magnetic tunnel transistor (MTT) for a disk drive read head includes a barrier of TiO disposed between a ferromagnetic collector and a ferromagnetic base for preferentially selecting only “hot” electrons for propagation to the collector.Type: GrantFiled: February 8, 2006Date of Patent: December 14, 2010Assignee: Hitachi Global Storage Technologies Netherlands B.V.Inventor: Hardayal Singh Gill
-
Patent number: 7829446Abstract: A method for dividing a wafer into a plurality of chips is provided. The method includes providing recesses in a surface of the wafer at positions along boundaries between regions to become the individual chips, providing fragile portions having a predetermined width inside the wafer at positions along the boundaries by irradiation of the other surface of the wafer with a laser beam whose condensing point is placed inside the wafer, the fragile portions including connected portions at least at one of the surfaces of the wafer, and dividing the wafer at the fragile portions into the individual chips by applying an external force to the wafer.Type: GrantFiled: November 8, 2007Date of Patent: November 9, 2010Assignee: Seiko Epson CorporationInventors: Wataru Takahashi, Yoshinao Miyata, Kazushige Umetsu, Yutaka Yamazaki
-
Patent number: 7795659Abstract: In a DRAM device and a method of manufacturing the same, a multiple tunnel junction (MTJ) structure is provided, which includes conductive patterns and nonconductive patterns alternately stacked on each other. The nonconductive patterns have a band gap larger than a band gap of the conductive patterns. A gate insulation layer and a gate electrode are formed on a sidewall of the MTJ structure. A word line is connected with the MTJ structure, and a bit line is connected with one of top and bottom surfaces of the MTJ structure. A capacitor is connected with one of top and bottom surfaces of the MTJ structure that is not connected with the bit line. Current leakage in the DRAM device is reduced and a unit cells may be vertically stacked on the substrate, so a smaller surface area of the substrate is required for the DRAM device.Type: GrantFiled: May 1, 2008Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sik Yoon, In-Seok Yeo, Seung-Jae Baik, Zong-Liang Huo, Shi-Eun Kim
-
Patent number: 7772014Abstract: One aspect of the invention provides a method of manufacturing a FeRAM semiconductor device having reduce single bit fails. This aspect includes forming an electrical contact within a dielectric layer located over a semiconductor substrate and forming a first barrier layer over the dielectric layer and the electrical contact. The first barrier layer is formed by depositing multiple barrier layers and densifying each of the barrier layers after its deposition. This forms a stack of multiple barrier layers of a same elemental composition. The method further includes forming a second barrier layer over the first barrier layer and forming a lower capacitor electrode, a ferroelectric dielectric layer over the lower capacitor, and forming an upper capacitor electrode over the ferroelectric dielectric layer. A device made by this method is also provided herein.Type: GrantFiled: August 28, 2007Date of Patent: August 10, 2010Assignee: Texas Instruments IncorporatedInventors: Kezhakkedath R. Udayakumar, Ted S. Moise, Qi-Du Jiang
-
Patent number: 7768050Abstract: Ferroelectric structures and methods of making the structures are presented. The ferroelectric structures can include an electrode in contact with a ferroelectric thin film. The contact can be arranged so that a portion of the atoms of the ferroelectric thin film are in contact with at least a portion of the atoms of the electrode. The electrode can be made of metal, a metal alloy, or a semiconducting material. A second electrode can be used and placed in contact with the ferroelectric thin film. Methods of making and using the ferroelectric structures are also presented.Type: GrantFiled: July 9, 2007Date of Patent: August 3, 2010Assignee: The Trustees of the University of PennsylvaniaInventors: Andrew Marshall Rappe, Na Sai, Alexie Michelle Kolpak
-
Publication number: 20100176427Abstract: A method of manufacturing a semiconductor device. The method comprises fabricating a ferroelectric capacitor. The capacitor's fabrication includes forming conductive and ferroelectric material layers on a semiconductor substrate, forming a hardmask layer on the conductive and ferroelectric material layers, forming an organic bottom antireflective coating layer on the hardmask layer, and, patterning the organic bottom antireflective coating layer. Seasoning in a hardmask etching chamber is substantially unaffected by the patterning.Type: ApplicationFiled: January 13, 2009Publication date: July 15, 2010Applicant: Texas Instruments IncorporatedInventor: Francis Gabriel Celii
-
Patent number: 7732847Abstract: A semiconductor memory device is composed of a field effect transistor using the interface between a ferroelectric film and a semiconductor film as the channel and including a gate electrode to which a voltage for controlling the polarization state of the ferroelectric film is applied and source/drain electrodes provided on both ends of the channel to detect a current flowing in the channel in accordance with the polarization state. The semiconductor film is made of a material having a spontaneous polarization and the direction of the spontaneous polarization is parallel with the interface between the ferroelectric film and the semiconductor film.Type: GrantFiled: February 19, 2008Date of Patent: June 8, 2010Assignee: Panasonic CorporationInventors: Hiroyuki Tanaka, Yukihiro Kaneko, Yoshihisa Kato
-
Publication number: 20100078762Abstract: In a semiconductor device manufacturing method, an amorphous or microcrystalline metal oxide film is formed over a first metal film which is preferentially oriented along a predetermined crystal plane. After that, a ferroelectric film is formed by a MOCVD method. When the ferroelectric film is formed, the metal oxide film formed over the first metal film is reduced to a second metal film and the ferroelectric film is formed over the second metal film. When the ferroelectric film is formed, the amorphous or microcrystalline metal oxide film is apt to be reduced uniformly. As a result, the second metal film the orientation of which is good is obtained and the ferroelectric film the orientation of which is good is formed over the second metal film. After the ferroelectric film is formed, an upper electrode is formed over the ferroelectric film.Type: ApplicationFiled: December 3, 2009Publication date: April 1, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Wensheng Wang
-
Publication number: 20100015729Abstract: In methods of forming a thin ferroelectric layer and methods of manufacturing a semiconductor device, a preliminary ferroelectric layer is formed on a substrate by depositing a metal oxide including lead, zirconium and titanium. The surface of the preliminary ferroelectric layer is polished using a slurry composition including an acrylic acid polymer, abrasive particles, and water to form a thin ferroelectric layer on the substrate. The slurry composition may reduce a polishing rate of the preliminary ferroelectric layer such that removal of a bulk portion of the preliminary ferroelectric layer may be suppressed and the surface roughness of the preliminary ferroelectric layer may be improved.Type: ApplicationFiled: July 15, 2009Publication date: January 21, 2010Inventors: Suk-Hun Choi, Jong-Won Lee, Chang-Ki Hong, Bo-Un Yoon
-
Patent number: 7645619Abstract: Example embodiments of the present invention disclose a semiconductor memory device and a method of forming a memory device. A semiconductor memory device may include a digit line disposed on a substrate, an intermediate insulating layer covering the digit line, a magnetic tunnel junction (MTJ) pattern disposed on the intermediate insulating layer and over the digit line, the MTJ pattern including a sequentially stacked lower magnetic pattern, upper magnetic pattern, and capping pattern, wherein the capping pattern does not react with the upper magnetic pattern at a temperature above about 280° C., and a bit line connected to the capping pattern and disposed to intersect the digit line.Type: GrantFiled: February 29, 2008Date of Patent: January 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Chung Oh, Jang-Eun Lee, Jun-Soo Bae, Hyun-Jo Kim, Kyung-Tae Nam, Young-Ki Ha
-
Patent number: 7645618Abstract: The present invention relates generally to semiconductor fabrication and particularly to fabricating magnetic tunnel junction devices. In particular, this invention relates to a method for using the dielectric layer in tunnel junctions as an etch stop layer to eliminate electrical shorting that can result from the patterning process.Type: GrantFiled: March 14, 2007Date of Patent: January 12, 2010Assignee: Tegal CorporationInventor: Robert Anthony Ditizio
-
Publication number: 20090261395Abstract: A method for manufacturing an integrated circuit including a ferroelectric memory cell is disclosed. One embodiment of the method includes: forming a amorphous oxide layer over a carrier, the amorphous layer including: O and any of the group of: Hf, Zr and (Hf,Zr), forming a covering layer on the amorphous layer, and heating the amorphous layer up to a temperature above its crystallization temperature to at least partly alter its crystal state from amorphous to crystalline, resulting in a crystallized oxide layer.Type: ApplicationFiled: April 21, 2008Publication date: October 22, 2009Applicant: QIMONDA AGInventor: Tim Boescke
-
Patent number: 7605436Abstract: A method contains the steps of (a) heating a silicon substrate in a reaction chamber; and (b) supplying film-forming gas containing source gas, nitridizing gas, and nitridation enhancing gas to a surface of the heated silicon substrate, to deposit on the silicon substrate an Hf1-xAlxO:N film (0.1<x<0.3) having a higher specific dielectric constant than that of silicon oxide, and incorporating N, by thermal CVD. The method can form an oxide film of Hf1-xAlxO (0<x<0.3) having desired characteristics, as a gate insulation film.Type: GrantFiled: July 3, 2008Date of Patent: October 20, 2009Assignee: Fujitsu LimitedInventor: Masaomi Yamaguchi
-
Patent number: 7547621Abstract: A gate hard mask is deposited on a gate structure using low pressure chemical vapor deposition (LPCVD). By doing so, the wet etch removal ratio (WERR) of the gate hard mask relative to the underlying polysilicon gate layer is increased when compared to prior art hard masks. The LPCVD gate hard mask will not only etch faster than prior art hard masks, but it will also reduce undercutting of the gate oxide. To provide additional control of the wet etch rate, the LPCVD hard mask can be annealed. The annealing can be tailored to achieve the desired etching rate.Type: GrantFiled: July 25, 2006Date of Patent: June 16, 2009Assignee: Applied Materials, Inc.Inventors: Rajesh Kanuri, Chorng-Ping Chang, Christopher Dennis Bencher, Hoiman Hung
-
Patent number: 7535745Abstract: A ferroelectric memory device, which includes a vertical ferroelectric capacitor having an electrode distance smaller than a minimum feature size of lithography technology being used and suitable for the miniaturization, and a method of manufacturing the same are disclosed. According to one aspect of the present invention, it is provided a ferroelectric memory device comprising an MIS transistor formed on a substrate, and a ferroelectric capacitor formed on an interlevel insulator above the MIS transistor, wherein a pair of electrodes of the ferroelectric capacitor are disposed in a channel length direction of the MIS transistor to face each other putting a ferroelectric film in-between, and wherein a distance between the electrodes of the ferroelectric capacitor is smaller than a gate length of the MIS transistor.Type: GrantFiled: June 19, 2006Date of Patent: May 19, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Susumu Shuto
-
Patent number: 7517702Abstract: A method for making an electronic device may include forming a poled superlattice comprising a plurality of stacked groups of layers and having a net electrical dipole moment. Each group of layers of the poled superlattice may include a plurality of stacked semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon. The at least one non-semiconductor monolayer may be constrained within a crystal lattice of adjacent base semiconductor portions, and at least some semiconductor atoms from opposing base semiconductor portions may be chemically bound together through the at least one non-semiconductor monolayer therebetween. The method may further include coupling at least one electrode to the poled superlattice.Type: GrantFiled: December 21, 2006Date of Patent: April 14, 2009Assignee: MEARS Technologies, Inc.Inventors: Samed Halilov, Xiangyang Huang, Ilija Dukovski, Jean Augustin Chan Sow Fook Yiptong, Robert J. Mears, Marek Hytha, Robert John Stephenson
-
Publication number: 20090075399Abstract: A method for manufacturing a ferroelectric memory device includes the steps of: forming a ferroelectric capacitor on a substrate; forming a hydrogen barrier film that covers the ferroelectric capacitor; forming a dielectric film that covers the hydrogen barrier film; and forming a through hole that penetrates the dielectric film and the hydrogen barrier film by etching that uses a mixed gas containing perfluorocarbon gas and oxygen gas, wherein the flow quantity of the perfluorocarbon gas is 0.77 times or more but 3.8 times or less the flow quantity of the oxygen gas.Type: ApplicationFiled: July 14, 2008Publication date: March 19, 2009Applicant: Seiko Epson CorporationInventors: Osamu SAKATO, Takeshi Kokubun
-
Publication number: 20090057677Abstract: A method for fabricating a ferroelectric device includes Step S1 of forming a polycrystalline electrode on or above a substrate in which a MOS transistor is formed, Step S2 of performing metal organic chemical vapor deposition to form an amorphous film of bismuth titanate on the polycrystalline electrode, and Step S3 of performing annealing at a temperature in a predetermined range to make the amorphous film be a polycrystalline ferroelectric film made up of a large number of bismuth titanate having a layered perovskite structure. Step S3 includes a sub-step of increasing a temperature of the amorphous film to a lower limit of the predetermined temperature range at a temperature increase rate at which crystal nuclei are not grown.Type: ApplicationFiled: August 18, 2008Publication date: March 5, 2009Inventors: Kazunori ISOGAI, Akihiro KAMADA
-
Publication number: 20090047747Abstract: This disclosure relates to amorphous ferroelectric memory devices and methods for forming them.Type: ApplicationFiled: July 7, 2008Publication date: February 19, 2009Inventors: Robert Bicknell, Timothy Mellander
-
Patent number: 7492001Abstract: A memory device may include a source region and a drain region formed in a substrate and a channel region formed in the substrate between the source and drain regions. The memory device may further include a first oxide layer formed over the channel region, the first oxide layer having a first dielectric constant, and a charge storage layer formed upon the first oxide layer. The memory device may further include a second oxide layer formed upon the charge storage layer, a layer of dielectric material formed upon the second oxide layer, the dielectric material having a second dielectric constant that is greater than the first dielectric constant, and a gate electrode formed upon the layer of dielectric material.Type: GrantFiled: March 23, 2005Date of Patent: February 17, 2009Assignee: Spansion LLCInventors: Wei Zheng, Mark Randolph, Hidehiko Shiraiwa
-
Patent number: 7482175Abstract: A current is observed while applying a gradually increasing voltage between electrodes formed front and rear surfaces of a substrate, and then poled regions are formed by applying a DC voltage, which has a voltage value at that time or another voltage value obtained by adding a predetermined value to the voltage value (i.e., an inverted voltage value or a voltage value obtained by adding a predetermined voltage to the inverted voltage value), for a predetermined time when an inverted current is observed.Type: GrantFiled: December 20, 2005Date of Patent: January 27, 2009Assignee: Shimadzu CorporationInventors: Katuhiko Tokuda, Kazutomo Kadokura
-
Patent number: 7479405Abstract: There are provided PRAMS having a plurality of active regions located vertically in sequence and methods of forming the same. The PRAM and the method provide an approach to rapidly changing phase in a phase change layer pattern with a given design rule. A semiconductor substrate defining at least one reference active region is prepared in a cell array region and a peripheral circuit region. Other semiconductor substrates on a vertical line passing a main surface of the reference active region are located in sequence. The other semiconductor substrates define other active regions, respectively. A lower cell gate pattern is formed on the semiconductor substrate of the reference active region, and upper cell gate patterns are disposed on the other semiconductor substrates of the other active regions, respectively.Type: GrantFiled: November 6, 2007Date of Patent: January 20, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hyun Park, Hyeong-geun An, Su-jin Ahn, Yoon-jong Song, Hyung-joo Youn, Kyu-chul Kim
-
Patent number: 7473599Abstract: A method for manufacturing a memory unit capable of storing multibits binary information. A gate is formed on a dielectric layer over a semiconductor substrate. Next, a first etching is performed to etch the semiconductor substrate by using the gate acting as an etching mask to remove exposed surface of the dielectric layer. Subsequently, a first oxide layer is conformally formed on the gate and the semiconductor substrate. An charge-trapping layer is conformally formed on the first oxide layer, and subsequently a second oxide layer is conformally formed on the isolating layer. Next, a second etching is performed to etch the second oxide layer and the charging-trapping layer to form sandwich spacers composed of the second oxide layer/the isolating layer/the first oxide layer on the substrate and the gate sidewall.Type: GrantFiled: January 18, 2007Date of Patent: January 6, 2009Inventor: Erik S. Jeng
-
Publication number: 20080311683Abstract: A method of manufacturing a semiconductor device including forming a lower electrode over a substrate, increasing the temperature of the substrate with the lower electrode to a predetermined temperature under mixture gas atmosphere of inert gas and oxygen gas, forming a dielectric film on the lower electrode by using an organic metal raw material after the temperature reaches the predetermined temperature, and forming an upper electrode on the dielectric film.Type: ApplicationFiled: June 17, 2008Publication date: December 18, 2008Applicant: FUJITSU LIMITEDInventor: Wensheng WANG
-
Publication number: 20080290384Abstract: An improved microelectronic device, and method for making such a microelectronic device. The device includes one or plural transistors and piezoelectric mechanisms, with an arrangement capable of applying a variable mechanical strain on transistor channels.Type: ApplicationFiled: July 21, 2006Publication date: November 27, 2008Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Jerome Lolivier, Maud Vinet, Thierry Poiroux
-
Patent number: 7449346Abstract: A method of manufacturing a ferroelectric thin film with good crystallinity and improved surface roughness includes: forming on a substrate a metal nitride-based precursor layer containing one selected from the group consisting of TiN, ZrxTi(1-x)N (0<x<1), FeN, and NbN; forming on the metal nitride-based precursor layer a mixed gas atmosphere containing oxygen (O2) and one reactive gas selected from the group consisting of PbO(g), Bi2O3(g), and K2O(g); annealing the metal nitride-based precursor layer in the mixed gas atmosphere and forming a ferroelectric thin film containing one selected from the group consisting of PbTiO3, PbZrxTi(1-x)O3 (0<x<1), Bi2Ti2O7, Bi4Ti3O12, BiFeO3, and KNbO3.Type: GrantFiled: September 8, 2006Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Simon Buehlmann
-
Patent number: 7445943Abstract: Methods and apparatus are provided for magnetoresistive memories employing magnetic tunnel junction (MTJ). The apparatus comprises a MTJ (61, 231), first (60, 220) and second (66, 236) electrodes coupled, respectively, to first (62, 232) and second (64, 234) magnetic layers of the MTJ (61, 231), first (54, 204) and second (92, 260) write conductors magnetically coupled to the MTJ (61, 231) and spaced apart from the first (60, 220) and second (66, 236) electrodes, and at least one etch-stop layer (82, 216) located between the first write conductor (54, 204) and the first electrode (60, 220), having an etch rate in a reagent for etching the MTJ (61, 231) and/or the first electrode (60, 220) that is at most 25% of the etch rate of the MTJ (61, 231) and/or first conductor (60, 220) to the same reagent, so as to allow portions of the MTJ (61, 231) and first electrode (60, 220) to be removed without affecting the underlying first write conductor (54, 204).Type: GrantFiled: October 19, 2006Date of Patent: November 4, 2008Assignee: Everspin Technologies, Inc.Inventors: Kenneth H. Smith, Brian R. Butcher, Gregory W. Grynkewich, Srinivas V. Pietambaram, Nicholas D. Rizzo
-
Publication number: 20080261333Abstract: A method of forming a material (e.g., ferroelectric) film, a method of manufacturing a capacitor, and a method of forming a semiconductor memory device using the method of forming the (e.g., ferroelectric) film are provided. Pursuant to an example embodiment of the present invention, a method of forming a ferroelectric film includes preparing a substrate, depositing an amorphous ferroelectric film on the substrate, and crystallizing the amorphous ferroelectric film by irradiating it with a laser beam. According to still another example embodiment of the present invention, a method of forming a ferroelectric film may reduce the thermal damage to other elements because the ferroelectric film may be formed at a temperature lower than about 500° C. to about 550° C.Type: ApplicationFiled: June 19, 2008Publication date: October 23, 2008Inventors: Wenxu Xianyu, Takashi Noguchi, Hans S. Cho, Jang-Yeon Kwon, Huaxiang Yin
-
Publication number: 20080251816Abstract: A semiconductor memory device is composed of a field effect transistor using the interface between a ferroelectric film and a semiconductor film as the channel and including a gate electrode to which a voltage for controlling the polarization state of the ferroelectric film is applied and source/drain electrodes provided on both ends of the channel to detect a current flowing in the channel in accordance with the polarization state. The semiconductor film is made of a material having a spontaneous polarization and the direction of the spontaneous polarization is parallel with the interface between the ferroelectric film and the semiconductor film.Type: ApplicationFiled: February 19, 2008Publication date: October 16, 2008Inventors: Hiroyuki Tanaka, Yukihiro Kaneko, Yoshihisa Kato
-
Publication number: 20080230818Abstract: According to an aspect of the present invention, there is provided a non-volatile memory including: a transistor formed on a semiconductor substrate, the transistor including: two diffusion layers and a gate therebetween; a first insulating film formed on a top and a side surfaces of the gate; a first and a second contact plugs formed on corresponding one of the diffusion layers to contact the first insulating film; a ferroelectric capacitor formed on the first contact plug and on the first insulating film, the ferroelectric capacitor including: a first and a second electrodes and a ferroelectric film therebetween; a third contact plug formed on the second electrode; and a fourth contact plug formed on the second contact plug.Type: ApplicationFiled: March 21, 2008Publication date: September 25, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshinori Kumura, Tohru Ozaki, Iwao Kunishima
-
Publication number: 20080231991Abstract: Method of manufacturing a magneto-optical device, wherein at least one coil (3) is embedded in an oxide layer (2), wherein the oxide layer (2) is provided with at least one aperture (4). Wherein said aperture (4) is etched selectively in said oxide layer (2) with the use of a sloping side wall (6) of at least one turn (6) of said coil (3).Type: ApplicationFiled: January 7, 2005Publication date: September 25, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONIC, N.V.Inventor: Rudolf Johan Maria Vullers
-
Publication number: 20080205131Abstract: A toggle MTJ is disclosed that has a SAF free layer with two or more magnetic sub-layers having equal magnetic moments but different anisotropies which is achieved by selecting Ni˜0.8Fe˜0.2 for one sub-layer and CoFeB or the like with a uni-axial anisotropy of 10 to 30 Oe for the higher anisotropy sub-layer. When a field is applied at <10° angle from the easy axis, magnetic vectors for the two sub-layers rotate to form different angles from the easy axis. A method is also described for selectively writing to bits along a word line that is orthogonal to bit line segments and avoids the need to “read first”. A bipolar word line pulse with two opposite pulses separated by a no pulse interval is applied in the absence of a bit line pulse to write a “0”. A bit line pulse opposite the second word line pulse writes a “1”.Type: ApplicationFiled: May 5, 2008Publication date: August 28, 2008Inventor: Yimin Guo
-
Patent number: 7413912Abstract: A microsensor fabricated with a ferroelectric material and a fabrication method therefor are provided. The microsensor includes a support, an insulating layer on the support, a first electrode on the insulating layer, a ferroelectric layer having at least a metal on the insulating layer and the first electrode, and at least a second electrode on the ferroelectric layer.Type: GrantFiled: May 11, 2005Date of Patent: August 19, 2008Assignee: Instrument Technology Research Center, National Applied Research LaboratoriesInventors: Jyh-Shin Chen, Der-Chi Shye, Meng-Wei Kuo, Ming-Hua Shiao, Jiann-Shium Kao, Huang-Chung Cheng, Bi-Shiou Chiou
-
Patent number: 7410812Abstract: A method contains the steps of (a) heating a silicon substrate in a reaction chamber; and (b) supplying film-forming gas containing source gas, nitridizing gas, and nitridation enhancing gas to a surface of the heated silicon substrate, to deposit on the silicon substrate an Hf1-xAlxO:N film (0.1<x<0.3) having a higher specific dielectric constant than that of silicon oxide, and incorporating N, by thermal CVD. The method can form an oxide film of Hf1-xAlxO (0<x<0.3) having desired characteristics, as a gate insulation film.Type: GrantFiled: March 25, 2005Date of Patent: August 12, 2008Assignee: Fujitsu LimitedInventor: Masaomi Yamaguchi
-
Patent number: 7407819Abstract: A polymer memory and its method of manufacture are provided. One multi-layer construction of the polymer memory has two sets of word lines and a set of bit lines between the word lines. The word lines of each set of word lines have center lines that are spaced by a first distance from one another, and the bit lines have center lines spaced by a second distance from one another, the second distance being less than the first distance. Three masking steps are required to manufacture the three layers of lines. Older-technology machinery and masks are used to form the two layers of word lines, and new-technology machinery and masks are used to manufacture the bit lines.Type: GrantFiled: May 17, 2006Date of Patent: August 5, 2008Assignee: Intel CorporationInventor: Mark S. Isenberger
-
Patent number: 7405133Abstract: A semiconductor device comprising a semiconductor substrate, and a plurality of capacitors formed on the semiconductor substrate. The capacitors comprise a plurality of lower electrodes formed on the semiconductor substrate, a ferroelectric film formed continuously covering the plurality of lower electrodes, and an upper electrode formed on the surface of the ferroelectric film, wherein each of the capacitors is formed for each of the plurality of lower electrode.Type: GrantFiled: October 25, 2005Date of Patent: July 29, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Katsuaki Natori, Tomohiro Saito, Yoshihiro Uozumi
-
Patent number: 7394123Abstract: An MTJ MRAM cell is formed between ultra-thin orthogonal word and bit lines of high conductivity material whose thickness is less than 100 nm. Lines of this thickness produce switching magnetic fields at the cell free layer that are enhanced by a factor of approximately two for a given current. Because the lines require thinner depositions, there is no necessity of removing material by CMP during patterning and polishing. Therefore, there is a uniform spacing between the lines and the cell free layer.Type: GrantFiled: May 22, 2006Date of Patent: July 1, 2008Assignees: Headway Technologies, Inc., Applied Spintronics, Inc.Inventors: Tai Min, Pokang Wang, Xizeng Shi, Yimin Guo
-
Patent number: 7390679Abstract: A method for manufacturing a ferroelectric capacitor, includes the steps of: forming a ferroelectric capacitor layer having a lower electrode layer, a ferroelectric layer and an upper electrode layer on a base substrate; forming a titanium oxide layer on the ferroelectric capacitor layer; patterning the titanium oxide layer by high-temperature etching between 200° C. and 500° C. to thereby form a mask pattern; and etching the ferroelectric capacitor layer by using the mask pattern as a mask, to thereby form a ferroelectric capacitor having a lower electrode, a ferroelectric film and an upper electrode.Type: GrantFiled: March 1, 2007Date of Patent: June 24, 2008Assignee: Seiko Epson CorporationInventor: Mamoru Miyaji
-
Patent number: 7384841Abstract: In a DRAM device and a method of manufacturing the same, a multiple tunnel junction (MTJ) structure is provided, which includes conductive patterns and nonconductive patterns alternately stacked on each other. The nonconductive patterns have a band gap larger than a band gap of the conductive patterns. A gate insulation layer and a gate electrode are formed on a sidewall of the MTJ structure. A word line is connected with the MTJ structure, and a bit line is connected with one of top and bottom surfaces of the MTJ structure. A capacitor is connected with one of top and bottom surfaces of the MTJ structure that is not connected with the bit line. Current leakage in the DRAM device is reduced and a unit cells may be vertically stacked on the substrate, so a smaller surface area of the substrate is required for the DRAM device.Type: GrantFiled: February 22, 2006Date of Patent: June 10, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sik Yoon, In-Seok Yeo, Seung-Jae Baik, Zong-Liang Huo, Shi-Eun Kim
-
Patent number: 7372090Abstract: Example embodiments of the present invention disclose a semiconductor memory device and a method of forming a memory device. A semiconductor memory device may include a digit line disposed on a substrate, an intermediate insulating layer covering the digit line, a magnetic tunnel junction (MTJ) pattern disposed on the intermediate insulating layer and over the digit line, the MTJ pattern including a sequentially stacked lower magnetic pattern, upper magnetic pattern, and capping pattern, wherein the capping pattern does not react with the upper magnetic pattern at a temperature above about 280° C., and a bit line connected to the capping pattern and disposed to intersect the digit line.Type: GrantFiled: February 6, 2006Date of Patent: May 13, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Chung Oh, Jang-Eun Lee, Jun-Soo Bae, Hyun-Jo Kim, Kyung-Tae Nam, Young-Ki Ha
-
Patent number: 7368298Abstract: An Ir film, an IrOx film, a Pt film, a PtO film and a Pt film are formed, and thereafter a PLZT film is formed. Then, heat treatment at 600° C. or lower is performed by the RTA method in an atmosphere containing Ar and O2 to thereby crystallize the PLZT film. Subsequently, an IrOx film and an IrO2 film are formed. Then, these films are patterned at once. Thereafter, an alumina film is formed as a protective film. Subsequently, heat treatment at 650° C. for 60 minutes in an oxygen atmosphere is performed as recovery annealing. Note that no heat treatment is performed from the crystallization of the PLZT film to the recovery annealing.Type: GrantFiled: April 30, 2004Date of Patent: May 6, 2008Assignee: Fujitsu LimitedInventor: Wensheng Wang
-
Patent number: 7338815Abstract: A semiconductor device manufacturing method, includes a step of forming refractory metal silicide layers 13a to 13c in a partial area of a semiconductor substrate 10, a step of forming an interlayer insulating film 21 on the refractory metal silicide layers 13a to 13c, a step of forming a first conductive film 31, a ferroelectric film 32, and a second conductive film 33 in sequence on the interlayer insulating film 21, a step of forming a capacitor Q consisting of a lower electrode 31a, a capacitor dielectric film 32a, and an upper electrode 33a by patterning the first conductive film 33, the ferroelectric film 32, and the second conductive film 31, and a step of performing an annealing for an annealing time to suppress a agglomeration area of the refractory metal silicide layers 13a to 13c within an upper limit area.Type: GrantFiled: September 27, 2005Date of Patent: March 4, 2008Assignee: Fujitsu LimitedInventors: Yukinobu Hikosaka, Hirotoshi Tachibana
-
Patent number: 7329548Abstract: A method of fabricating a conductive metal oxide gate ferroelectric memory transistor includes forming an oxide layer a substrate and removing the oxide layer in a gate area; depositing a conductive metal oxide layer on the oxide layer and on the exposed gate area; depositing a titanium layer on the metal oxide layer; patterning and etching the titanium layer and the metal oxide layer to remove the titanium layer and the metal oxide layer from the substrate except in the gate area; depositing, patterning and etching an oxide layer to form a gate trench; depositing and etching a barrier insulator layer to form a sidewall barrier in the gate trench; removing the titanium layer from the gate area; depositing, smoothing and annealing a ferroelectric layer in the gate trench; depositing, patterning and etching a top electrode; and completing the conductive metal oxide gate ferroelectric memory transistor.Type: GrantFiled: August 30, 2005Date of Patent: February 12, 2008Assignee: Sharp Laboratories of America, Inc.Inventors: Tingkai Li, Sheng Teng Hsu, Bruce D. Ulrich
-
Patent number: 7326981Abstract: Embodiments of the invention provide a method for producing ferroelectric polymer devices (FPMDs) employing conditions that avoid or reduce detrimental impact on the ferroelectric polymer film. For one embodiment, a damascene patterning metallization technique is used. For one embodiment a first metal layer is deposited on a substrate to form the bottom electrode for the FPMD. The first metal layer is capped with a selectively deposited diffusion barrier. A layer of ferroelectric polymer film is then deposited on the first conductive layer. The ferroelectric polymer film is planarized. A second metal layer is deposited on the ferroelectric polymer film layer to form the top electrode of the FPMD. The second metal layer is deposited such that the ferroelectric polymer film is not substantially degraded. For various alternative embodiments the various component processes may be accomplished at temperatures far below those employed in a conventional damascene patterning metallization process.Type: GrantFiled: March 9, 2006Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Makarem A. Hussein, Ebrahim Andideh, Peter K. Moon, Daniel C. Diana
-
Patent number: 7312091Abstract: Metal organic chemical vapor deposition (MOCVD) may be utilized in methods of forming an (111) oriented PZT ferroelectric layer at a lower temperature, a ferroelectric capacitor and methods of fabricating, and a ferroelectric memory device using the same may be provided. Using the metal organic chemical vapor deposition, ferroelectric layers, capacitors, and memory devices, which may be fabricated and may have (111) preferred oriented crystal growth.Type: GrantFiled: July 26, 2004Date of Patent: December 25, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Moon-Sook Lee, Byoung-Jae Bae
-
Patent number: 7309616Abstract: A method is disclosed to effectively achieve a low deposition temperature of CMO memory materials by depositing the CMO memory material at relatively low temperatures that give an amorphous film, then to later melt and re-crystallize the CMO memory material with a laser (laser annealing).Type: GrantFiled: March 13, 2003Date of Patent: December 18, 2007Inventors: Makoto Nagashima, Darrell Rinerson, Steve Kuo-Ren Hisa
-
Patent number: 7309617Abstract: The invention relates to a method for fabricating a reference layer for MRAM memory cells and an MRAM memory cell equipped with a reference layer of this type. A reference layer of this type comprises two magnetically coupled layers having a different Curie temperature. When cooling from a temperature above the Curie temperature TC1 of the first layer in an external magnetic field, the magnetization of the second layer is oriented by a second-order phase transition along the field direction of the external magnetic field. Upon further cooling below the Curie temperature TC2 of the second layer, the latter is oriented antiparallel with respect to the first layer as a result of the antiferromagnetic coupling between the two layers.Type: GrantFiled: March 11, 2003Date of Patent: December 18, 2007Assignee: Infineon Technologies AGInventors: Manfred Ruehrig, Ulrich Klostermann
-
Patent number: 7274058Abstract: A ferroelectric/paraelectric multilayer thin film having a high tuning rate of a dielectric constant and small dielectric loss to overcome limitations of a tuning rate of a dielectric constant and dielectric loss of a ferroelectric thin film, a method of forming the same, and a high frequency variable device having the ferroelectric/paraelectric multilayer thin film are provided. The ferroelectric/paraelectric multilayer thin film includes a perovskite ABO3 structure paraelectric seed layer formed on a substrate, and an epitaxial ferroelectric (BaxSr1-x)TiO3 thin film formed on the paraelectric seed layer. The high frequency variable device can realize a RF frequency/phase variable device having a high speed, low power consumption, and low prices and excellent microwaves characteristics.Type: GrantFiled: July 12, 2005Date of Patent: September 25, 2007Assignee: Electronics and Telecommunications Research InstituteInventors: Su Jae Lee, Seung Eon Moon, Han Cheol Ryu, Min Hwan Kwak, Kwang Yong Kang
-
Patent number: 7259025Abstract: A method of forming a ferromagnetic liner on conductive lines of magnetic memory devices and a structure thereof. The ferromagnetic liner increases the flux concentration of current run through the conductive lines, reducing the amount of write current needed to switch magnetic memory cells. The conductive lines are formed in a plate-up method, and the ferromagnetic liner is selectively formed on the plated conductive lines. The ferromagnetic liner may also be formed over conductive lines and a top portion of vias in a peripheral region of the workpiece.Type: GrantFiled: December 22, 2006Date of Patent: August 21, 2007Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Rainer Leuschner, Michael C. Gaidis, Judith M. Rubino, Lubomyr Taras Romankiw
-
Publication number: 20070138519Abstract: The invention concerns a semiconductor component and an associated production process having a silicon-bearing layer, a praseodymium oxide layer and a mixed oxide layer arranged between the silicon-bearing layer and the praseodymium oxide layer and containing silicon, praseodymium and oxygen. It is possible because of the mixed oxide layer on the one hand to improve the capacitance of the component and on the other hand to achieve a high level of charge carrier mobility without the necessity for a silicon oxide intermediate layer.Type: ApplicationFiled: August 20, 2004Publication date: June 21, 2007Inventor: Hans-Joachim Mussig