Deposition Of Semiconductive Layer, E.g., Poly - Or Amorphous Silicon Layer (epo) Patents (Class 257/E21.297)
-
Patent number: 11545587Abstract: A semiconductor structure includes a group IV substrate and a patterned group III-V device over the group IV substrate. A blanket dielectric layer is situated over the patterned group III-V device. Contact holes in the blanket dielectric layer are situated over the patterned group III-V device. A liner stack having at least one metal liner is situated in each contact hole. Filler metals are situated over each liner stack and fill the contact holes. The patterned group III-V device can be optically and/or electrically connected to group IV devices in the group IV substrate.Type: GrantFiled: January 13, 2020Date of Patent: January 3, 2023Assignee: Newport Fab, LLCInventors: Edward Preisler, Zhirong Tang
-
Patent number: 8748208Abstract: For the present invention, a P-type thermo-electric thin-film layer and a N-type thermo-electric thin-film layer are respectively deposited on two sides of an insulating substrate. During the deposition, the P-type thermo-electric thin-film layer and the N-type thermo-electric thin-film layer are deposited and connected on the same exposed side of the insulating substrate, and then a PN junction is formed. This method makes the fabrication simplified without special process for connecting the P-type thermo-electric thin-film layer and the N-type thermo-electric thin-film layer. Due to the features of thin-film thermo-electric material, the performance of thermo-electric generator is improved. During the deposition, the P-type thermo-electric thin-film layer and the N-type thermo-electric thin-film layer are deposited and connected on the exposed side of the insulating substrate, so welding is not required in this heating surface side.Type: GrantFiled: December 9, 2009Date of Patent: June 10, 2014Assignee: Shenzhen UniversityInventors: Ping Fan, Dong-Ping Zhang, Zhuang-Hao Zheng, Guang-Xing Liang
-
Patent number: 8669166Abstract: One illustrative method disclosed herein includes forming a plurality of die above a crystalline semiconducting substrate, irradiating and cooling an edge region of the substrate to form an amorphous region in the edge region of the substrate and, after forming the amorphous region, performing at least one process operation to reduce the thickness of the substrate.Type: GrantFiled: August 15, 2012Date of Patent: March 11, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Rahul Agarwal, Ramakanth Alapati, Jon Greenwood
-
Patent number: 8587004Abstract: A semiconductor light emitting device made of nitride III-V compound semiconductors including an active layer made of a first nitride III-V compound semiconductor containing In and Ga, such as InGaN; an intermediate layer made of a second nitride III-V compound semiconductor containing In and Ga and different from the first nitride III-V compound semiconductor, such as InGaN; and a cap layer made of a third nitride III-V compound semiconductor containing Al and Ga, such as p-type AlGaN, which are deposited in sequential contact.Type: GrantFiled: April 5, 2013Date of Patent: November 19, 2013Assignee: Sony CorporationInventors: Osamu Goto, Takeharu Asano, Yasuhiko Suzuki, Motonobu Taketani, Katsuyoshi Shibuya, Takashi Mizuno, Tsuyoshi Tojo, Shiro Uchida, Masao Ikeda
-
Patent number: 8546167Abstract: A nitride-based semiconductor light-emitting element includes an n-GaN layer 102, a p-GaN layer 107, and a GaN/InGaN multi-quantum well active layer 105, which is interposed between the n- and p-GaN layers 102 and 107. The GaN/InGaN multi-quantum well active layer 105 is an m-plane semiconductor layer, which includes an InxGa1-xN (where 0<x<1) well layer 104 that has a thickness of 6 nm or more and 17 nm or less, and oxygen atoms included in the GaN/InGaN multi-quantum well active layer 105 have a concentration of 3.0×1017 cm?3 or less.Type: GrantFiled: February 27, 2012Date of Patent: October 1, 2013Assignee: Panasonic CorporationInventors: Ryou Kato, Shunji Yoshida, Toshiya Yokogawa
-
Patent number: 8546248Abstract: A method of forming a polycrystalline silicon layer and an atomic layer deposition apparatus used for the same. The method includes forming an amorphous silicon layer on a substrate, exposing the substrate having the amorphous silicon layer to a hydrophilic or hydrophobic gas atmosphere, placing a mask having at least one open and at least one closed portion over the amorphous silicon layer, irradiating UV light toward the amorphous silicon layer and the mask using a UV lamp, depositing a crystallization-inducing metal on the amorphous silicon layer, and annealing the substrate to crystallize the amorphous silicon layer into a polycrystalline silicon layer. This method and apparatus provide for controlling the seed position and grain size in the formation of a polycrystalline silicon layer.Type: GrantFiled: July 7, 2011Date of Patent: October 1, 2013Assignee: Samsung Display Co., Ltd.Inventors: Yun-Mo Chung, Ki-Yong Lee, Min-Jae Jeong, Jin-Wook Seo, Jong-Won Hong, Heung-Yeol Na, Eu-Gene Kang, Seok-Rak Chang, Tae-Hoon Yang, Ji-Su Ahn, Young-Dae Kim, Byoung-Keon Park, Kil-Won Lee, Dong-Hyun Lee, Sang-Yon Yoon, Jong-Ryuk Park, Bo-Kyung Choi, Maxim Lisachenko
-
Patent number: 8530901Abstract: A method for fabricating a thin film transistor and a thin film transistor includes a polycrystalline silicon layer formed by irradiating an amorphous silicon layer with a laser beam through an organic layer formed on the amorphous silicon layer and removing the organic layer.Type: GrantFiled: April 28, 2011Date of Patent: September 10, 2013Assignee: LG Display Co., Ltd.Inventor: Jae Bum Park
-
Patent number: 8460958Abstract: A method of manufacturing a semiconductor light emitting device made of nitride III-V compound semiconductors is includes an active layer made of a first nitride III-V compound semiconductor containing In and Ga, such as InGaN; an intermediate layer made of a second nitride III-V compound semiconductor containing In and Ga and different from the first nitride III-V compound semiconductor, such as InGaN; and a cap layer made of a third nitride III-V compound semiconductor containing Al and Ga, such as p-type AlGaN, which are deposited in sequential contact.Type: GrantFiled: April 6, 2011Date of Patent: June 11, 2013Assignee: Sony CorporationInventors: Osamu Goto, Takeharu Asano, Yasuhiko Suzuki, Motonobu Takeya, Katsuyoshi Shibuya, Takashi Mizuno, Tsuyoshi Tojo, Shiro Uchida, Masao Ikeda
-
Patent number: 8450172Abstract: In sophisticated semiconductor devices, non-insulating materials with extremely high internal stress level may be used in the contact level in order to enhance performance of circuit elements, such as field effect transistors, wherein the non-insulating material may be appropriately “encapsulated” by dielectric material. Consequently, a desired high strain level may be obtained on the basis of a reduced layer thickness, while still providing the insulating characteristics required in the contact level.Type: GrantFiled: June 25, 2010Date of Patent: May 28, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Ralf Richter, Hartmut Ruelke, Joerg Hohage
-
Patent number: 8318575Abstract: In one embodiment a method of forming a compressive polycrystalline semiconductive material layer is disclosed. The method comprises forming a polycrystalline semiconductive seed layer over a substrate and forming a silicon layer by depositing silicon directly on the polycrystalline silicon seed layer under amorphous process conditions at a temperature below 600 C.Type: GrantFiled: February 7, 2011Date of Patent: November 27, 2012Assignee: Infineon Technologies AGInventors: Wolfgang Lehnert, Stefan Pompl, Markus Meyer
-
Patent number: 8273641Abstract: Apparatus and method for plasma deposition of thin film photovoltaic materials at microwave frequencies. The apparatus avoids unintended deposition on windows or other microwave transmission elements that couple microwave energy to deposition species. The apparatus includes a microwave applicator with one or more conduits passing therethrough that carry deposition species. The applicator transfers microwave energy to the deposition species to activate or energize them to a reactive state. The conduits physically isolate deposition species that would react or otherwise combine to form a thin film material at the point of microwave power transfer and deliver the microwave-excited species to a deposition chamber. One or more supplemental material streams may be delivered directly to the deposition chamber without passing through the microwave applicator and may combine with deposition species exiting the one or more conduits to form a thin film material.Type: GrantFiled: December 31, 2010Date of Patent: September 25, 2012Assignee: Ovshinsky Innovation LLCInventor: Stanford R. Ovshinsky
-
Patent number: 8252668Abstract: Provided is a photoelectric conversion device fabrication method that realizes both high productivity and high conversion efficiency by rapidly forming an n-layer having good coverage. The fabrication method for a photoelectric conversion device includes a step of forming a silicon photoelectric conversion layer on a substrate by a plasma CVD method. In the fabrication method for the photoelectric conversion device, the step of forming the photoelectric conversion layer includes a step of forming an i-layer formed of crystalline silicon and a step of forming, on the i-layer, an n-layer under a condition with a hydrogen dilution ratio of 0 to 10, inclusive.Type: GrantFiled: August 18, 2009Date of Patent: August 28, 2012Assignee: Mitsubishi Heavy Industries, Ltd.Inventors: Kengo Yamaguchi, Satoshi Sakai, Yoshiaki Takeuchi
-
Patent number: 8178428Abstract: A manufacturing method of a semiconductor device is provided, comprising: loading a substrate into a processing chamber; forming a first film on the substrate by supplying silicon atom-containing gas, boron atom-containing gas, and germanium atom-containing gas into the processing chamber; forming a second film on the first film by supplying the silicon atom-containing gas and the boron atom-containing gas into the processing chamber; and unloading the substrate from the processing chamber.Type: GrantFiled: January 28, 2010Date of Patent: May 15, 2012Assignees: Hitachi Kokusai Electric Inc., Elpida Memory, Inc.Inventors: Takaaki Noda, Jie Wang, Kazuaki Tonari, Satoru Sugiyama
-
Patent number: 8088676Abstract: Crystallization-inducing metal elements are introduced onto an amorphous silicon thin film. A first, low-temperature, heat-treatment induces nucleation of metal-induced crystallization (MIC), resulting in the formation of small polycrystalline silicon “islands”. A metal-gettering layer is formed on the resulting partially crystallized thin film. A second, low-temperature, heat-treatment completes the MIC process, whilst gettering metal elements from the partially crystallized thin film. The process results in the desired polycrystalline silicon thin film.Type: GrantFiled: April 27, 2006Date of Patent: January 3, 2012Assignee: The Hong Kong University of Science and TechnologyInventors: Man Wong, Hoi-Sing Kwok, Zhiguo Meng, Dongli Zhang, Xuejie Shi
-
Patent number: 8048782Abstract: Apparatus and method for plasma deposition of thin film photovoltaic materials at microwave frequencies. The apparatus avoids deposition on windows or other microwave transmission elements that couple microwave energy to deposition species. The apparatus includes a microwave applicator with conduits passing therethrough that carry deposition species. The applicator transfers microwave energy to the deposition species to transform them to a reactive state conducive to formation of a thin film material. The conduits physically isolate deposition species that would react to form a thin film material at the point of microwave power transfer. The deposition species are separately energized and swept away from the point of power transfer to prevent thin film deposition. The invention allows for the ultrafast formation of silicon-containing amorphous semiconductors that exhibit high mobility, low porosity, little or no Staebler-Wronski degradation, and low defect concentration.Type: GrantFiled: August 12, 2010Date of Patent: November 1, 2011Assignee: Ovshinsky Innovation LLCInventors: Stanford R. Ovshinsky, David Strand, Patrick Klersy, Boil Pashmakov
-
Patent number: 8048783Abstract: A method of forming a polycrystalline silicon layer and an atomic layer deposition apparatus used for the same. The method includes forming an amorphous silicon layer on a substrate, exposing the substrate having the amorphous silicon layer to a hydrophilic or hydrophobic gas atmosphere, placing a mask having at least one open and at least one closed portion over the amorphous silicon layer, irradiating UV light toward the amorphous silicon layer and the mask using a UV lamp, depositing a crystallization-inducing metal on the amorphous silicon layer, and annealing the substrate to crystallize the amorphous silicon layer into a polycrystalline silicon layer. This method and apparatus provide for controlling the seed position and grain size in the formation of a polycrystalline silicon layer.Type: GrantFiled: February 26, 2010Date of Patent: November 1, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Yun-Mo Chung, Ki-Yong Lee, Min-Jae Jeong, Jin-Wook Seo, Jong-Won Hong, Heung-Yeol Na, Eu-Gene Kang, Seok-Rak Chang, Tae-Hoon Yang, Ji-Su Ahn, Young-Dae Kim, Byoung-Keon Park, Kil-Won Lee, Dong-Hyun Lee, Sang-Yon Yoon, Jong-Ryuk Park, Bo-Kyung Choi, Maxim Lisachenko
-
Patent number: 8043885Abstract: A method of manufacturing a semiconductor film capable of inhibiting the quality of a semiconductor film from destabilization is obtained. This method of manufacturing a semiconductor film includes steps of introducing source gas for a semiconductor, controlling the pressure of an atmosphere formed by the source gas to a prescribed level, heating a catalytic wire to at least a prescribed temperature after controlling the pressure of the atmosphere to the prescribed level and forming a semiconductor film by decomposing the source gas with the heated catalytic wire.Type: GrantFiled: April 18, 2008Date of Patent: October 25, 2011Assignee: Sanyo Electric Co., Ltd.Inventors: Akira Terakawa, Toshio Asaumi
-
Patent number: 8039333Abstract: A method of fabricating a semiconductor device according to one embodiment includes: forming a SiGe crystal layer on a semiconductor substrate, the SiGe crystal layer having a first plane and a second plane inclined with respect to the first plane; forming an amorphous Si film on the SiGe crystal layer; crystallizing a portion located adjacent to the first and second planes of the amorphous Si film by applying heat treatment using the first and second planes of the SiGe crystal layer as a seed, thereby forming a Si crystal layer; selectively removing or thinning a portion of the amorphous Si film that is not crystallized by the heat treatment; applying oxidation treatment to a surface of the Si crystal layer, thereby forming a gate insulating film on the surface of the Si crystal layer; and forming a gate electrode on the gate insulating film.Type: GrantFiled: January 26, 2009Date of Patent: October 18, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Seiji Inumiya, Tomonori Aoyama, Takuya Kobayashi
-
Patent number: 8030120Abstract: A novel photovoltaic solar cell and method of making the same are disclosed. The solar cell includes: at least one absorber layer which could either be a lightly doped layer or an undoped layer, and at least a doped window-layers which comprise at least two sub-window-layers. The first sub-window-layer, which is next to the absorber-layer, is deposited to form desirable junction with the absorber-layer. The second sub-window-layer, which is next to the first sub-window-layer, but not in direct contact with the absorber-layer, is deposited in order to have transmission higher than the first-sub-window-layer.Type: GrantFiled: September 7, 2007Date of Patent: October 4, 2011Assignee: The University of ToledoInventors: Xunming Deng, Xianbo Liao, Wenhui Du
-
Patent number: 8021940Abstract: Methods of forming a microelectronic structure are described. Those methods may include forming a gate dielectric layer on a substrate, forming a metal gate layer on the gate dielectric layer, and then forming a polysilicon layer on the metal gate layer in situ, wherein the metal gate layer is not exposed to air.Type: GrantFiled: December 31, 2007Date of Patent: September 20, 2011Assignee: Intel CorporationInventors: Matthew V. Metz, Mark L. Doczy, Gilbert Dewey, Jack Kavalieros
-
Publication number: 20110223754Abstract: A transistor includes a semiconductor substrate includes having a gate hardmask over the gate electrode layer during the formation of transistor source/drain regions. An independent work function adjustment process implants Group Ma series dopants into a gate polysilicon layer of a PMOS transistor and implants lanthanide series dopants into a gate polysilicon layer of a NMOS transistor.Type: ApplicationFiled: December 10, 2010Publication date: September 15, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Manfred Ramin, Michael Pas
-
Patent number: 7998844Abstract: A process for fabricating a highly stable and reliable semiconductor, comprising: coating the surface of an amorphous silicon film with a solution containing a catalyst element capable of accelerating the crystallization of the amorphous silicon film, and heat treating the amorphous silicon film thereafter to crystallize the film.Type: GrantFiled: July 15, 2008Date of Patent: August 16, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Akiharu Miyanaga, Takeshi Fukunaga, Hongyong Zhang
-
Patent number: 7981776Abstract: The inventive method for depositing silicon onto a substrate firstly involves the introduction of a reactive silicon-containing gas and hydrogen into the plasma chamber and then the initiation of the plasma. After initiating the plasma, only reactive silicon-containing gas or a gas mixture containing hydrogen is supplied to the plasma chamber in an alternatively continuous manner, and the gas mixture located inside the chamber is, at least in part, simultaneously withdrawn from the chamber. From the start, homogeneous microcrystalline silicon is deposited onto the substrate in the presence of hydrogen.Type: GrantFiled: January 20, 2004Date of Patent: July 19, 2011Assignee: Forschungszentrum Julich GmbHInventors: Tobias Roschek, Bernd Rech
-
Patent number: 7960295Abstract: A method for fabricating a thin film transistor and a thin film transistor includes a polycrystalline silicon layer formed by irradiating an amorphous silicon layer with a laser beam through an organic layer formed on the amorphous silicon layer and removing the organic layer.Type: GrantFiled: September 29, 2006Date of Patent: June 14, 2011Assignee: LG Display Co., Ltd.Inventor: Jae Bum Park
-
Publication number: 20110111564Abstract: The present invention is a method and an apparatus for optical modulation, for example for use in optical communications links. In one embodiment, an apparatus for optical modulation includes a first silicon layer having one or more trenches formed therein, a dielectric layer lining the first silicon layer, and a second silicon layer disposed on the dielectric layer and filling the trenches.Type: ApplicationFiled: January 12, 2011Publication date: May 12, 2011Inventors: YURII A VLASOV, Fengnian Xia
-
Patent number: 7927907Abstract: The invention relates to a method for producing solar cells comprising at least one p-i-n layer sequence containing micro-crystalline layers with the aid of a PECVD method. Said method is characterised in that all layers of the p-i-n layer sequence are deposited in a single-chamber process. The electrodes are interspaced at a distance of between 5 and 15 mm and the gas is distributed by means of a shower-head gas inlet, which guarantees a homogeneous distribution of the gas over the substrate. SiH4 gas streams with values of between 0.01 and 3 sccm/cm2 are added with a process pressure of between 8 and 50 hPa. The heater temperature is set at between 50 and 280° C. and the HF output is between 0.2 and 2 watt/cm2. The H2 gas streams have values of between 0.3 and 30 sccm/cm2, in particular between 0.3 and 10 sccm/cm2.Type: GrantFiled: December 16, 2004Date of Patent: April 19, 2011Assignee: Forschungszentrum Julich GmbHInventors: Tobias Repmann, Bernd Rech
-
Patent number: 7888167Abstract: To provide a photoelectric conversion device with improved photoelectric conversion characteristics and cost competitiveness. A photoelectric conversion device including a semiconductor junction has a semiconductor layer in which a needle-like crystal is made to grow over an impurity semiconductor layer. The impurity semiconductor layer is formed of a microcrystalline semiconductor and includes an impurity imparting one conductivity type. An amorphous semiconductor layer is deposited on a microcrystalline semiconductor layer by setting the flow rate of a dilution gas (typically silane) to 1 time to 6 times the flow rate of a semiconductor source gas (typically hydrogen) at the time of deposition. Thus, a crystal with a three-dimensional shape tapered in a direction of the deposition of a film, i.e., in a direction from the microcrystalline semiconductor layer to the amorphous semiconductor layer is made to grow.Type: GrantFiled: April 13, 2009Date of Patent: February 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Toriumi, Tomokazu Yokoi, Makoto Furuno
-
Patent number: 7816191Abstract: By using a high purity target as a target, using a single gas, argon (Ar), as a sputtering gas, setting the substrate temperature at 300° C. or less, setting the sputtering power from 1 kW to 9 kW, and setting the sputtering gas pressure from 1.0 Pa to 3.0 Pa, the film stress of a film is made from ?1 ×1010cm2 to 1×1010 dyn/cm2. By thus using a conducting film in which the amount of sodium contained within the film is equal to or less than 0.3 ppm, preferably equal to or less than 0.1 ppm, and having a low electrical resistivity (equal to or less than 40 ??•cm), as a gate wiring material and a material for other wirings of a TFT, the operating performance and the reliability of a semiconductor device provided with the TFT can be increased.Type: GrantFiled: April 13, 2007Date of Patent: October 19, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toru Takayama, Keiji Sato, Shunpei Yamazaki
-
Patent number: 7799680Abstract: Methods are provided for treating germanium surfaces in preparation for subsequent deposition, particularly gate dielectric deposition by atomic layer deposition (ALD). Prior to depositing, the germanium surface is treated with plasma products or thermally reacted with vapor reactants. Examples of surface treatments leave oxygen bridges, nitrogen bridges, —OH, —NH and/or —NH2 terminations that more readily adsorb ALD reactants. The surface treatments avoid deep penetration of the reactants into the germanium bulk but improve nucleation.Type: GrantFiled: January 9, 2007Date of Patent: September 21, 2010Assignee: ASM America, Inc.Inventor: Glen Wilk
-
Patent number: 7745314Abstract: A method of degassing a thin layer and a method of manufacturing a silicon thin film includes applying microwaves to a silicon thin film deposited on a substrate to induce a resonance of impurities of H2, Ar, He, Xe, O2, and the like present in the silicon thin film so as to remove the impurities from the silicon thin film. A wavelength of the microwaves is equal to a natural frequency of an element of an object to be removed. According to a resonance of impurities induced by microwaves, the impurities can be very effectively removed from the silicon thin film so as to obtain a high quality silicon thin film. In particular, the microwaves are very suitable to be used in the manufacture of silicon thin films at low temperature.Type: GrantFiled: March 28, 2007Date of Patent: June 29, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-bae Park, Jong-man Kim, Jang-yeon Kwon, Ji-sim Jung
-
Patent number: 7732289Abstract: A method of forming MOS devices is provided. The method includes providing a semiconductor substrate, forming a gate dielectric over the semiconductor substrate, forming a gate electrode over the gate dielectric, forming a source/drain region in the semiconductor substrate, forming an additional layer, preferably by epitaxial growth, on the source/drain region, and siliciding at least a top portion of the additional layer. The additional layer compensates for at least a portion of the semiconductor material lost during manufacturing processes and increases the distance between the source/drain silicide and the substrate. As a result, the leakage current is reduced. A transistor formed using the preferred embodiment preferably includes a silicide over the gate electrode wherein the silicide extends beyond a sidewall boundary of the gate electrode.Type: GrantFiled: July 5, 2005Date of Patent: June 8, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chii-Ming Wu, Chih-Wei Chang, Pang-Yen Tsai, Chih-Chien Chang
-
Patent number: 7709360Abstract: A method of forming a crystalline silicon layer on a microrough face of a substrate by reducing the microroughness of the face and then performing a metal induced crystallization process on the face is disclosed. The method further comprises, after metal induced crystallization and before removing the metal layer, removing silicon islands using the metal layer as a mask.Type: GrantFiled: May 1, 2008Date of Patent: May 4, 2010Assignee: IMECInventor: Dries Van Gestel
-
Publication number: 20100062555Abstract: A method of crystallizing amorphous silicon comprises forming an amorphous silicon layer on a substrate; forming an insulating layer on the amorphous silicon layer; forming a heat distributing metal layer on the insulating layer; and forming a thermite layer on the heat distributing metal layer. Ignition heat is then applied to ignite the thermite layer and generate sufficient localized exothermic heat from the ignited thermite layer so as to crystallize the amorphous silicon layer. The substrate beneath the amorphous silicon layer can be a heat sensitive substrate which is not substantially deformed by the localized crystallizing heat applied to the top portion of the amorphous silicon layer by way of the heat distributing metal layer and the insulating layer.Type: ApplicationFiled: March 27, 2009Publication date: March 11, 2010Inventors: Tae-Hyung HWANG, Hyun-Jae KIM, Do-Kyung KIM, Woong-Hee JEONG, Choong-Hee LEE, Tae-Hun JUNG
-
Publication number: 20100048025Abstract: Nanostructure and techniques for fabricating nanostructures are provided. In one embodiment, nanostructures may be formed by providing a Silicon-on-Insulator (SOI) substrate, forming a pattern on the SOI substrate, disposing a conformal layer over the pattern, etching the conformal layer, except for a sidewall portion, removing the pattern, transferring the sidewall pattern to the silicon layer of the SOI substrate to form the nanostructure, and releasing the nanostructure.Type: ApplicationFiled: August 25, 2008Publication date: February 25, 2010Applicant: Seoul National University Industry FoundationInventor: Sunghoon Kwon
-
Patent number: 7662702Abstract: A method of forming a crystalline silicon layer on a microrough face of a substrate by reducing the microroughness of the face and then performing a metal induced crystallization process on the face is disclosed.Type: GrantFiled: June 7, 2005Date of Patent: February 16, 2010Assignee: IMECInventors: Dries Els Victor Van Gestel, Guy Beaucarne
-
Publication number: 20100024871Abstract: A method of manufacturing a photovoltaic device includes preparing a semiconductor substrate having a light incidence surface receiving light and including single crystalline silicon, wet-etching the light incidence surface to form a plurality of first protrusions on the light incidence surface, dry etching a plurality of surfaces of the first protrusions to form a plurality of second protrusions on the plurality of surfaces of the first protrusions, and forming a semiconductor layer on the light incidence surface. The method further includes forming a first electrode on the semiconductor layer and forming a second electrode on a rear surface of the semiconductor substrate facing the light incidence surface.Type: ApplicationFiled: March 6, 2009Publication date: February 4, 2010Inventors: Min-Seok Oh, Min Park, Czang-Ho Lee, Myung-Hun Shin, Byoung-Kyu Lee, Yuk-Hyun Nam, Seung-Jae Jung, Mi-Hwa Lim, Joon-Young Seo
-
Publication number: 20090305497Abstract: A method for fabricating a semiconductor device, includes: forming a first film pattern above a substrate; forming a plurality of second film patterns like sandwiching the first film pattern from both sides; forming a third film in such a way that an upper surface of the first film pattern and an upper surface and an exposed side surface of each of the plurality of second film patterns are coated with the third film; removing a portion of the third film until the upper surface of the first film pattern is exposed; removing, by a wet process, the first film pattern exposed after the portion of the third film is removed; and removing a remainder of the third film by a dry process after the first film pattern is removed.Type: ApplicationFiled: April 17, 2009Publication date: December 10, 2009Inventor: Mitsuhiro OMURA
-
Patent number: 7575979Abstract: A method includes forming a fluid including an inorganic semiconductor material, depositing a layer of said fluid on a substrate to form a film, and curing said film to form a porous semiconductor film.Type: GrantFiled: June 22, 2004Date of Patent: August 18, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: David Punsalan, Peter Mardilovich, Randy Hoffman
-
Publication number: 20090191686Abstract: A method for preparing a doped polysilicon conductor according to this aspect of the present invention comprises the steps of (a) placing a substrate in a reaction chamber, (b) performing a deposition process to form a polysilicon layer on the substrate, (c) performing a grain growth process to form a plurality of polysilicon grains on the polysilicon layer, and (d) performing a dopant diffusion process to diffuse conductive dopants into the polysilicon layer via the polysilicon grains to form the doped polysilicon conductor.Type: ApplicationFiled: April 23, 2008Publication date: July 30, 2009Applicant: PROMOS TECHNOLOGIES INC.Inventors: Chun Yao Wang, Fu Hsiung Yang
-
Patent number: 7528056Abstract: A cost-effective and simple method of fabricating strained semiconductor-on-insulator (SSOI) structures which avoids epitaxial growth and subsequent wafer bonding processing steps is provided. In accordance with the present invention, a strain-memorization technique is used to create strained semiconductor regions on a SOI substrate. The transistors formed on the strained semiconductor regions have higher carrier mobility because the Si regions have been strained. The inventive method includes (i) ion implantation to create a thin amorphization layer, (ii) deposition of a high stress film on the amorphization layer, (iii) a thermal anneal to recrystallize the amorphization layer, and (iv) removal of the stress film. Because the SOI substrate was under stress during the recrystallization process, the final semiconductor layer will be under stress as well. The amount of stress and the polaity (tensile or compressive) of the stress can be controlled by the type and thickness of the stress films.Type: GrantFiled: January 12, 2007Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Meikei Ieong, Douglas C. La Tulipe, Jr., Leathen Shi, Anna W. Topol, James Vichiconti, Albert M. Young
-
Publication number: 20080286957Abstract: A method of forming an epitaxial silicon structure is disclosed. The method includes performing a first epitaxial growth process using a first source gas including silicon (Si) and hydrogen chloride (HCl) to form a first epitaxial silicon layer on a substrate, and performing a second epitaxial growth process using a second source gas including silicon (Si) and chlorine (Cl) to form a second epitaxial silicon layer on the first epitaxial silicon layer.Type: ApplicationFiled: May 19, 2008Publication date: November 20, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Kong-Soo LEE, Jae-Jong HAN, Sang-Jin PARK, Seok-Jae KIM, Yong-Woo HYUNG, Young-Sub YOU
-
Publication number: 20080261347Abstract: A method of manufacturing a semiconductor film capable of inhibiting the quality of a semiconductor film from destabilization is obtained. This method of manufacturing a semiconductor film includes steps of introducing source gas for a semiconductor, controlling the pressure of an atmosphere formed by the source gas to a prescribed level, heating a catalytic wire to at least a prescribed temperature after controlling the pressure of the atmosphere to the prescribed level and forming a semiconductor film by decomposing the source gas with the heated catalytic wire.Type: ApplicationFiled: April 18, 2008Publication date: October 23, 2008Applicant: Sanyo Electric Co., Ltd.Inventors: Akira Terakawa, Toshio Asaumi
-
Publication number: 20080248628Abstract: Methods of forming integrated circuit devices include forming an electrically insulating layer having a semiconductor fin structure extending therethrough. This semiconductor fin structure may include at least one amorphous and/or polycrystalline semiconductor region therein. The at least one amorphous and/or polycrystalline semiconductor region within the semiconductor fin structure is then converted into a single crystalline semiconductor region. This semiconductor fin structure is then used as an active region of a semiconductor device.Type: ApplicationFiled: March 27, 2008Publication date: October 9, 2008Inventors: Yong-Hoon Son, Si-Young Choi, Jong-Wook Lee
-
Patent number: 7361577Abstract: In a step of doping a silicon-based semiconductor film as a TFT active layer such as channel doping or the like, a protective film is formed by a CVD method as a pretreatment so as to prevent the silicon-based semiconductor film from being contaminated and etched. However, in the case of using the protective film formed by the CVD method, the problems in terms of throughput and production cost (an expensive apparatus is required) have been pointed out. The present invention is intended to solve the above-mentioned problems. Instead of the CVD method, a step of forming a chemical oxide film on a silicon-based semiconductor film is introduced as the pretreatment in the step of doping the silicon-based semiconductor film. Alternatively, a step is introduced in which unsaturated bonds present at the surface of the silicon-based semiconductor film are made to terminate with an element (for instance, oxygen) to be bonded with bonding energy higher than that of Si—H bonds.Type: GrantFiled: November 3, 2006Date of Patent: April 22, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hideto Ohnuma
-
Patent number: 7351654Abstract: A method for producing a semiconductor device includes the steps of forming silicon crystal nuclei on a substrate, depositing first amorphous silicon, depositing second amorphous silicon, and crystallizing the first amorphous silicon and the second amorphous silicon by allowing the crystal nuclei to grow in the solid phase.Type: GrantFiled: May 19, 2005Date of Patent: April 1, 2008Assignee: Elpida Memory, Inc.Inventors: Norishiro Komatsu, Fumiki Aiso, Toshiyuki Hirota
-
Patent number: 7271111Abstract: A shadow mask deposition system includes a plurality of identical shadow masks arranged in a number of stacks to form a like number of compound shadow masks, each of which is disposed in a deposition vacuum vessel along with a material deposition source. Materials from the material deposition sources are deposited on the substrate via openings in corresponding compound shadow masks, each opening being formed by the whole or partial alignment of apertures in the shadow masks forming the compound shadow mask, to form an array of electronic elements on the substrate.Type: GrantFiled: June 8, 2005Date of Patent: September 18, 2007Assignee: Advantech Global, LtdInventor: Thomas P. Brody
-
Patent number: 7268065Abstract: A method of manufacturing a microelectronic device including forming an opening in a dielectric layer located over a substrate, forming a semi-conductive layer substantially conforming to the opening, and forming a conductive layer substantially conforming to the semi-conductive layer. At least a portion of the semi-conductive layer is doped by implanting through the conductive layer. The semi-conductive layer and the conductive layer may then be annealed.Type: GrantFiled: June 18, 2004Date of Patent: September 11, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Tung Lin, Chih-Wei Chang, Chii-Ming Wu, Mei-Yun Wang, Chiang-Ming Chuang, Shau-Lin Shue
-
Patent number: 7262070Abstract: Embodiments of the present invention form a weight-compensating/tuning layer on a structure (e.g., a silicon wafer with one or more layers of material (e.g., films)) having variations in its surface topology. The variations in surface topology take the form of thick and thin regions of materials. The weight-compensating/tuning layer includes narrow and wide regions corresponding to the thick and thin regions, respectively.Type: GrantFiled: September 29, 2003Date of Patent: August 28, 2007Assignee: Intel CorporationInventors: Theodore Doros, Krishna Seshan
-
Patent number: 7109072Abstract: The silicon wires formed around metal particles by crystal growth have the problem of metal pollution. For its solution, in the present invention, a silicon bridge is formed through standard silicon processes such as the lithography and the wet etching using hydrofluoric acid performed to an SOI substrate. Thereafter, a thermal oxide film is desirably formed at a high temperature to form a high-quality gate insulating film. It is also desirable to form a coaxial gate electrode. Then, after burying the bridge sections of the silicon bridge in a resist film, the silicon on the bridge girders is removed, and thereafter, the silicon wires buried in the resist film are collected. In this manner, the silicon wires can be collected without dispersing into the hydrofluoric acid solution. Then, a transistor using the silicon wires as a channel is formed.Type: GrantFiled: March 7, 2005Date of Patent: September 19, 2006Assignee: Hitachi, Ltd.Inventors: Shinichi Saito, Tadashi Arai, Seong-Kee Park, Toshiyuki Mine
-
Patent number: 7101760Abstract: A layer of nanocrystals for use in making EEPROMs is made by creating a matrix of silicon seeds in annealed silicon oxide atop a thin silicon dioxide layer. Then nanocrystals are grown on the seeds by vapor deposition of silane in a reactor until a time before agglomeration occurs as silicon atoms crystallize on the silicon seeds to form a layer of non-contacting nanocrystals. A protective insulative layer is then deposited over the nanocrystal layer.Type: GrantFiled: March 31, 2005Date of Patent: September 5, 2006Assignee: Atmel CorporationInventor: Bohumil Lojek