Abstract: An integrated circuit containing a PMOS transistor with p-channel source/drain (PSD) regions which include a three layer PSD stack containing Si—Ge, carbon and boron. The first PSD layer is Si—Ge and includes carbon at a density between 5×1019 and 2×1020 atoms/cm3. The second PSD layer is Si—Ge and includes carbon at a density between 5'31019 atoms/cm3 and 2×1020 atoms/cm3 and boron at a density above 5×1019 atoms/cm3. The third PSD layer is silicon or Si—Ge, includes boron at a density above 5×1019 atoms/cm3 and is substantially free of carbon. After formation of the three layer epitaxial stack, the first PSD layer has a boron density less than 10 percent of the boron density in the second PSD layer. A process for forming an integrated circuit containing a PMOS transistor with a three layer PSD stack in PSD recesses.
Type:
Application
Filed:
June 11, 2009
Publication date:
December 17, 2009
Applicant:
TEXAS INSTRUMENTS INCORPORATED
Inventors:
Rajesh B. Khamankar, Haowen Bu, Douglas Tad Grider
Abstract: A III-nitride heterojunction power semiconductor device that includes a passivation body with a gate well having a top mouth that is wider than the bottom mouth thereof, and a method of fabrication for the same.
Type:
Application
Filed:
January 9, 2008
Publication date:
July 30, 2009
Inventors:
Michael A. Briere, Paul Bridger, Jianjun Cao
Abstract: This nitride semiconductor device comprises: an n-type first layer made of a group III nitride semiconductor; a p-type second layer made of a group III nitride semiconductor layer provided on the first layer; and an n-type third layer made of a group III nitride semiconductor with a p-type impurity content of not more than 1×1018 cm?3 provided on the second layer.
Abstract: In a semiconductor device having a first MIS transistor on a semiconductor substrate, the first MIS transistor includes a p-type semiconductor layer, a first gate insulating film, a first gate electrode, a first sidewall insulating film including at least a first sidewall, an n-type extension diffusion layer, and an n-type impurity diffusion layer. The first sidewall is not formed at the side faces of the first gate electrode on the p-type semiconductor layer. An insulating film having tensile stress is formed on the semiconductor substrate so as to cover the first MIS transistor.
Abstract: The compound semiconductor device comprises an i-GaN buffer layer 12 formed on an SiC substrate 10; an n-AlGaN electron supplying layer 16 formed on the i-GaN buffer layer 12; an n-GaN cap layer 18 formed on the n-AlGaN electron supplying layer 16; a source electrode 20 and a drain electrode 22 formed on the n-GaN cap layer 18; a gate electrode 26 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; a first protection layer 24 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; and a second protection layer 30 buried in an opening 28 formed in the first protection layer 24 between the gate electrode 26 and the drain electrode 22 down to the n-GaN cap layer 18 and formed of an insulation film different from the first protection layer.
Abstract: Provided is a method of fabricating a Schottky barrier transistor. The method includes (a) forming a pair of cavities for forming a source forming portion and a drain forming portion having a predetermined depth and parallel to each other and a channel forming portion having a fin shape between the cavities in a substrate; (b) filling the pair of cavities with a metal; (c) forming a channel, a source, and a drain by patterning the channel forming portion, the source forming portion, and the drain forming portion in a direction perpendicular to a lengthwise direction of the channel forming portion; (d) sequentially forming a gate oxide layer and a gate metal layer that cover the channel, the source, and the drain on the substrate; and (e) forming a gate electrode corresponding to the channel by patterning the gate metal layer, wherein one of the operations (b) through (e) further comprises forming a Schottky barrier by annealing the substrate.
Type:
Application
Filed:
May 9, 2008
Publication date:
June 25, 2009
Inventors:
Sung-ho Park, Jin-seo Noh, Joong S. Jeon, Eun-ju Bae
Abstract: A method of forming a semiconductor structure comprises forming a channel layer; forming a superlattice barrier layer overlying the channel layer, and forming a gate dielectric overlying the superlattice barrier layer. The superlattice barrier layer includes a plurality of alternating first and second layers of barrier material. In addition, the superlattice barrier layer is configured for increasing a transconductance of the semiconductor device by at least a factor of three over a semiconductor device absent such superlattice barrier layer.
Abstract: A method for fabricating a thin film transistor (TFT) display is provided, wherein the processes of a liquid crystal substrate and an organic thin film transistor (OTFT) substrate are separated. The fabrication of liquid crystal substrate employs the technology of polymer encapsulated liquid crystal molecule, and leaves the polymeric layer as a substrate using a sacrificial layer, so as to improve the flexibility. And the TFT substrate has a high adhesive polymeric protective layer provided on its surface, so as to combine the fabricated TFT substrate and the liquid crystal substrate by laminating. Thereby, the processes of the liquid crystal substrate and the TFT substrate will not affect each other, to improve the process yield and meet the demand for the variety of products.
Type:
Grant
Filed:
August 3, 2005
Date of Patent:
November 20, 2007
Assignee:
Industrial Technology Research Institute
Abstract: A semiconductor device with a replacement metal gate and the process for making the same removes a dummy gate from a semiconductor device. Within the recess left by the dummy gate is a silicon layer on a gate dielectric layer. A replacement metal is deposited on the thin silicon layer and then reacted with the silicon layer to form a metal-rich silicon layer on the gate dielectric layer.
Type:
Grant
Filed:
November 16, 2004
Date of Patent:
August 15, 2006
Assignees:
Advanced Micro Devices, Inc., International Business Machines
Inventors:
James Pan, John Pellerin, Linda R. Black, Michael Chudzik, Rajarao Jammy