Characterized By Formation And Post Treatment Of Conductors, E.g., Patterning (epo) Patents (Class 257/E21.582)
-
Patent number: 8586471Abstract: A method is disclosed for depositing multiple seed layers for metallic interconnects over a substrate, the substrate includes a patterned insulating layer which comprises an opening surrounded by a field, said opening has sidewalls and top corners, and the method including: depositing a continuous seed layer over the sidewalls, using a first set of deposition parameters; and depositing another seed layer over the substrate, including inside the opening and over a portion of said field, using a second set of deposition parameters, wherein: the second set of deposition parameters includes one deposition parameter which is different from any parameters in the first set, or whose value is different in the first and second sets; the continuous seed layer has a thickness in a range from about 20 ? to not more than 250 ? over the field; and the combined seed layers leave sufficient room for electroplating inside the opening.Type: GrantFiled: January 17, 2012Date of Patent: November 19, 2013Inventor: Uri Cohen
-
Patent number: 8586478Abstract: An improved method of making interconnect structures with self-aligned vias in semiconductor devices utilizes sidewall image transfer to define the trench pattern. The sidewall height acts as a sacrificial mask during etching of the via and subsequent etching of the trench, so that the underlying metal hard mask is protected. Thinner hard masks and/or a wider range of etch chemistries may thereby be utilized.Type: GrantFiled: March 20, 2012Date of Patent: November 19, 2013Assignees: Renesas Electronics Corporation, IBM CorporationInventors: Eiichi Soda, Yunpeng Yin, Sivananda Kanakasabapathy
-
Patent number: 8575761Abstract: An array of functional cells includes a subset of cells powered by at least one supply rail. That supply rail is formed of first segments located on a first metallization level and second segments located on a second metallization level with at least one conductor element extending between the first and second segments to electrically connect successive segments of the supply rail.Type: GrantFiled: February 10, 2012Date of Patent: November 5, 2013Assignee: STMicroelectronics S.A.Inventor: Remy Chevallier
-
Patent number: 8551878Abstract: A metal interconnection method of a semiconductor device includes forming a copper layer on a semiconductor substrate and planarizing the copper layer. Two thermal treatments are performed at different temperatures between formation of the copper layer and planarization of the copper layer.Type: GrantFiled: June 30, 2010Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Park Sun-E, Park Younghoon, Han Joocheol, Chung Jinkuk, Kang Kiho, Ahn Yu Jin
-
Patent number: 8546196Abstract: According to one embodiment, a non-volatile memory device is formed as described below. First, a wiring material layer, which configures a part of a wiring of an element, is stacked above an element layer, the wiring material layer is processed in a predetermined shape, and the element layer is etched using the wiring material layer as a mask. Next, an insulation layer is embedded between etched patterns, and the insulation layer is removed using the wiring material layer as a stopper. Then, a wiring layer, which is in contact with the wiring material layer, is formed on the insulation layer from which the wiring material layer is exposed.Type: GrantFiled: February 1, 2011Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takuji Kuniya, Kotaro Noda
-
Patent number: 8541257Abstract: A method for forming an electronic device having a semiconducting active layer comprising a polymer, the method comprising aligning the chains of the polymer parallel to each other by bringing the polymer into a liquid-crystalline phase.Type: GrantFiled: September 22, 2010Date of Patent: September 24, 2013Assignee: Cambridge University Technical Services LimitedInventors: Henning Sirringhaus, Richard Henry Friend, Richard John Wilson
-
Patent number: 8535966Abstract: A MEMS structure and methods of manufacture. The method includes forming a sacrificial metal layer at a same level as a wiring layer, in a first dielectric material. The method further includes forming a metal switch at a same level as another wiring layer, in a second dielectric material. The method further includes providing at least one vent to expose the sacrificial metal layer. The method further includes removing the sacrificial metal layer to form a planar cavity, suspending the metal switch. The method further includes capping the at least one vent to hermetically seal the planar cavity.Type: GrantFiled: July 27, 2010Date of Patent: September 17, 2013Assignee: International Business Machines CorporationInventors: Felix P. Anderson, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 8518816Abstract: A method for making electrical interconnections of carbon nanotubes, including a) depositing an ionic liquid including nanoparticles of at least one suspended electrically conducting material, covering at least one surface of an element configured to be used as a support for carbon nanotubes, b) forming a deposit of the nanoparticles at least against the surface of the element, c) removing the remaining ionic liquid, d) growing carbon nanotubes from the deposited nanoparticles, and further including between the c) removing the remaining ionic liquid and the d) growing carbon nanotubes, passivating the deposited nanoparticles not found against the surface of the element.Type: GrantFiled: March 24, 2010Date of Patent: August 27, 2013Assignees: Commissariat a l'Energie Atomique et aux Energies Alternatives, Centre National de la Recherche ScientifiqueInventors: Paul-Henri Haumesser, Jean-Marie Basset, Paul Campbell, Simon Deleonibus, Thibaut Gutel, Gilles Marchand, Catherine Santini
-
Publication number: 20130217223Abstract: In accordance with an embodiment of the present invention, a method of forming a semiconductor device includes forming a seed layer over a dielectric layer and a patterned resist layer over the seed layer. Next, metal lines are formed on regions of the seed layer not covered by the patterned resist layer. The patterned resist layer is removed using a plasma process, which involves using an oxidizing species and a reducing species in the plasma. The reducing species substantially prevents the oxidation of the metal lines and the seed layer during the plasma process.Type: ApplicationFiled: February 16, 2012Publication date: August 22, 2013Applicant: Infineon Technologies, AGInventor: Maik Stegemann
-
Publication number: 20130210223Abstract: Methods of forming integrated circuit devices include forming first and second electrically conductive lines at side-by-side locations on an integrated circuit substrate. Steps are performed to selectively etch each of the first and second electrically conductive lines into a respective pair of interconnects having facing ends that are separated from each other. This selective etching step is performed using a photolithography mask having a modified-rectangular mask pattern thereon, which is configured to define a shape of the facing ends of each of the pair of interconnects.Type: ApplicationFiled: February 15, 2012Publication date: August 15, 2013Inventors: Chang-Hwa Kim, Ryan L. Burns
-
Patent number: 8492278Abstract: A method of forming a plurality of spaced features includes forming sacrificial hardmask material over underlying material. The sacrificial hardmask material has at least two layers of different composition. Portions of the sacrificial hardmask material are removed to form a mask over the underlying material. Individual features of the mask have at least two layers of different composition, with one of the layers of each of the individual features having a tensile intrinsic stress of at least 400.0 MPa. The individual features have a total tensile intrinsic stress greater than 0.0 MPa. The mask is used while etching into the underlying material to form a plurality of spaced features comprising the underlying material. Other implementations are disclosed.Type: GrantFiled: March 30, 2010Date of Patent: July 23, 2013Assignee: Micron Technology, Inc.Inventors: Farrell Good, Baosuo Zhou, Xiaolong Fang, Fatma Arzum Simsek-Ege
-
Patent number: 8456011Abstract: A method of forming a metal semiconductor alloy that includes forming an intermixed metal semiconductor region to a first depth of a semiconductor substrate without thermal diffusion. The intermixed metal semiconductor region is annealed to form a textured metal semiconductor alloy. A second metal layer is formed on the textured metal semiconductor alloy. The second metal layer on the textured metal semiconductor alloy is then annealed to form a metal semiconductor alloy contact, in which metal elements from the second metal layer are diffused through the textured metal semiconductor alloy to provide a templated metal semiconductor alloy. The templated metal semiconductor alloy includes a grain size that is greater than 2× for the metal semiconductor alloy, which has a thickness ranging from 15 nm to 50 nm.Type: GrantFiled: January 14, 2011Date of Patent: June 4, 2013Assignees: International Business Machines Corporation, Globalfoundries Inc.Inventors: Christian Lavoie, Ahmet S. Ozcan, Zhen Zhang, Bin Yang
-
Patent number: 8445335Abstract: A method of forming a pixel structure is provided. A pixel electrode made of transparent conductive material is formed to electrically connect a data line and a source electrode of a switching element of the adjacent sub-pixel region so that a plurality of sub-pixels can share the same data line. The number of data lines can be reduced, and the aperture ratio (AR) can be improved.Type: GrantFiled: August 1, 2012Date of Patent: May 21, 2013Assignee: AU Optronics Corp.Inventors: Jing-Tin Kuo, Che-Chia Hsu, Chao-Liang Lu
-
Publication number: 20130122703Abstract: A method for fabricating a semiconductor device includes forming an etch target layer including an insulation layer and a metal layer over a substrate, forming a hard mask layer pattern over the etch target layer, forming a protective layer pattern which includes a region having a shape of an overhang formed in an upper portion of the hard mask layer pattern, etching the insulation layer of the etch target layer by using the first region as an etch barrier, and etching the metal layer of the etch target layer by using the second region as an etch barrier.Type: ApplicationFiled: December 29, 2011Publication date: May 16, 2013Inventor: Mi-Na KU
-
Patent number: 8431482Abstract: Integrated circuits, a process for recessing an embedded copper feature within a substrate, and a process for recessing an embedded copper interconnect within an interlayer dielectric substrate of an integrated circuit are provided. In an embodiment, a process for recessing an embedded copper feature, such as an embedded copper interconnect, within a substrate, such as an interlayer dielectric substrate, includes providing a substrate having an embedded copper feature disposed therein. The embedded copper feature has an exposed surface and the substrate has a substrate surface adjacent to the exposed surface of the embedded copper feature. The exposed surface of the embedded copper feature is nitrided to form a layer of copper nitride in the embedded copper feature. Copper nitride is selectively etched from the embedded copper feature to recess the embedded copper feature within the substrate.Type: GrantFiled: January 31, 2012Date of Patent: April 30, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Errol T. Ryan, Xunyuan Zhang
-
Patent number: 8431486Abstract: The present disclosure provides a method of forming an interconnect to an electrical device. In one embodiment, the method of forming an interconnect includes providing a device layer on a substrate, wherein the device layer comprises at least one electrical device, an intralevel dielectric over the at least one electrical device, and a contact that is in electrical communication with the at least one electrical device. An interconnect metal layer is formed on the device layer, and a tantalum-containing etch mask is formed on a portion of the interconnect metal layer. The interconnect metal layer is etched to provide a trapezoid shaped interconnect in communication with the at least one electrical device. The trapezoid shaped interconnect has a first surface that is in contact with the device layer with a greater width than a second surface of the trapezoid shaped interconnect that is in contact with the tantalum-containing etch mask.Type: GrantFiled: August 10, 2010Date of Patent: April 30, 2013Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Sebastian U. Engelmann, Benjamin Fletcher, Eric A. Joseph, Satyanarayana V. Nitta
-
Publication number: 20130100185Abstract: A process for forming a metal interconnection in an integrated circuit includes forming a first metal layer and a second metal layer on the first metal layer. Photoresist is placed on the second metal layer and patterned to form a mask. The second metal layer is etched. The mask is then removed and the first metal layer is patterned with the second metal layer acting as mask for the first metal layer.Type: ApplicationFiled: October 25, 2011Publication date: April 25, 2013Applicant: STMICROELECTRONICS PTE LTD.Inventors: Jin Hao Chia, Yong Peng Yeo, Wei Leong Lim, Shi Min Veronica Goh, Mei Yu Muk
-
Patent number: 8420529Abstract: A copper wiring material surface protective liquid for production of a semiconductor device is provided, containing an oxyalkylene adduct of an acetylenediol containing an acetylenediol having an oxyalkylene having 2 or 3 carbon atoms added thereto. A method for producing a semiconductor circuit device is provided, containing: forming an insulating film and/or a diffusion preventing film on a silicon substrate; then forming a copper film by a sputtering method; then forming a copper wiring containing 80% by mass or more of copper thereon by a plating method; and flattening the wiring by a chemical mechanical polishing (CMP) method, thereby providing a semiconductor substrate containing a copper wiring, the semiconductor substrate having an exposed surface of a copper wiring material being treated by making in contact with the copper wiring material surface protective liquid.Type: GrantFiled: September 2, 2009Date of Patent: April 16, 2013Assignee: Mitsubishi Gas Chemical Company, Inc.Inventors: Kenji Yamada, Kenji Shimada, Hiroshi Matsunaga
-
Patent number: 8399894Abstract: A wiring electrode is provided on a mount substrate. A light emitting element is provided on the wiring electrode to connect electrically with the wiring electrode and is configured to emit a blue to ultraviolet light. A reflective film is provided above the light emitting element to cover the light emitting element so that a space is interposed between the reflective film and the light emitting element. The reflective film is capable of transmitting the blue to ultraviolet light. A fluorescent material layer is provided above the light emitting element to cover the light emitting element so that the reflective film is located between the fluorescent material layer and the light emitting element. A light from the fluorescent material layer is reflected by the reflective film.Type: GrantFiled: August 17, 2011Date of Patent: March 19, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Hideto Furuyama
-
Patent number: 8389406Abstract: There is provided a method of manufacturing a semiconductor device including: preparing a semiconductor substrate, forming a first insulating layer, a first redistribution layer, a second insulating layer, a second redistribution layer, and at least one of first processing, in which, after the first electrically conductive material is filled in the first opening to form a first via interconnect, the first redistribution layer is formed on the first insulating layer with the first electrically conductive material such that the first redistribution layer is electrically connected to the first via interconnect; or second processing, in which, after the second electrically conductive material is filled in the second opening to form a second via interconnect, the second redistribution layer is formed on the second insulating layer with the second electrically conductive material such that the second redistribution layer is electrically connected to the second via interconnect.Type: GrantFiled: February 5, 2010Date of Patent: March 5, 2013Assignee: Lapis Semiconductor Co., Ltd.Inventors: Hideyuki Sameshima, Tomoo Ono
-
Publication number: 20130043603Abstract: The present invention relates to a method for forming a raised conductive image on a non-conductive or dielectric surface, the method comprising placing a metal coordination complex on a surface of the substrate, exposing the surface to electromagnetic radiation, reducing the exposed complex. removing unexposed complex leaving an elemental metal image, removing unexposed metal complex and then plating the resulting elemental metal image with a highly conductive material.Type: ApplicationFiled: February 23, 2012Publication date: February 21, 2013Inventor: William Wismann
-
Publication number: 20130037956Abstract: Disclosed is a package that includes a wafer substrate and a metal stack seed layer. The metal stack seed layer includes a titanium thin film outer layer. A resist layer is provided in contact with the titanium thin film outer layer of the metal stack seed layer, the resist layer forming circuitry. A method for manufacturing a package is further disclosed. A metal stack seed layer having a titanium thin film outer layer is formed. A resist layer is formed so as to be in contact with the titanium thin film outer layer of the metal stack seed layer, and circuitry is formed from the resist layer.Type: ApplicationFiled: August 10, 2012Publication date: February 14, 2013Applicant: FlipChip International, LLCInventors: Robert Forcier, Douglas Scott
-
Publication number: 20130040458Abstract: A manufacturing process technology creates a pattern on a first layer using a focused ion beam process. The pattern is transferred to a second layer, which may act as a traditional etch stop layer. The pattern can be formed on the second layer without irradiation by light through a reticle and without wet chemical developing, thereby enabling conformal coverage and very fine critical feature control. Both dark field patterns and light field patterns are disclosed, which may enable reduced or minimal exposure by the focused ion beam.Type: ApplicationFiled: October 2, 2012Publication date: February 14, 2013Applicant: NEXGEN SEMI HOLDING, INC.Inventor: NexGen Semi Holding, Inc.
-
Patent number: 8367547Abstract: The method comprises affixing a thin sheet of crystal (8) onto metal (6) of same type as the sheet but amorphous or of small grain size, deposited in trenches of a substrate (1) to form interconnect lines for example. Annealing progressively imposes the crystalline structure of the sheet onto the lines. When the crystal (8) is removed, highly conductive crystalline lines are obtained since the grains thereof have been greatly enlarged.Type: GrantFiled: July 1, 2010Date of Patent: February 5, 2013Assignee: Commissariat a l'energie atomique et aux energies alternativesInventors: Cyril Cayron, Sylvain Maitrejean
-
Patent number: 8354334Abstract: A method is disclosed for forming a patterned thick metallization atop a semiconductor chip wafer. The method includes fabricating a nearly complete semiconductor chip wafer ready for metallization; depositing a bottom metal layer of sub-thickness TK1 together with its built-in alignment mark using a hot metal process; depositing a top metal layer of sub-thickness TK2 using a cold metal process thus forming a stacked thick metallization of total thickness TK=TK1+TK2; then, use the built-in alignment mark as reference, patterning the stacked thick metallization. A patterned thick metallization is thus formed with the advantages of better metal step coverage owing to the superior step coverage nature of the hot metal process as compared to the cold metal process; and lower alignment error rate owing to the lower alignment signal noise nature of the cold metal process as compared to the hot metal process.Type: GrantFiled: October 21, 2011Date of Patent: January 15, 2013Assignee: Alpha & Omega Semiconductor Inc.Inventor: Il Kwan Lee
-
Patent number: 8349719Abstract: A semiconductor device and a method for fabricating the same. A plurality of gate patterns are formed over a first-conductivity type silicon layer of a silicon-on-insulator semiconductor substrate including a buried insulation layer, so as to be separated from each other. A plurality of silicon bodies are formed under the gate patterns, by removing a portion of the first-conductivity type silicon layer exposed between the gate patterns. A plurality of polysilicon spacers are formed over a sidewall of the silicon bodies, and each contains a second-conductivity type dopant. A contact plug is electrically connected to at least one of the polysilicon spacers.Type: GrantFiled: May 3, 2010Date of Patent: January 8, 2013Assignee: SK Hynix Inc.Inventor: Tae Su Jang
-
Patent number: 8338291Abstract: A method of producing a transistor includes providing a substrate including in order a first electrically conductive material layer and a second electrically conductive material layer. A resist material layer is deposited over the second electrically conductive material layer. The resist material layer is patterned to expose a portion of the second electrically conductive material layer. Some of the second electrically conductive material layer is removed to create a reentrant profile in the second electrically conductive material layer and to expose a portion of the first electrically conductive material layer. The second electrically conductive material layer is caused to overhang the first electrically conductive material layer by removing some of the first electrically conductive material layer.Type: GrantFiled: January 7, 2011Date of Patent: December 25, 2012Assignee: Eastman Kodak CompanyInventors: Lee W. Tutt, Shelby F. Nelson
-
Publication number: 20120315757Abstract: Disclosed is a method of forming wiring. The method includes the steps of: depositing a metal thin film (12) of copper (Cu) on a glass substrate (11) serving as a base; forming an insulating film or a metal insulating film (131) containing no Cu on the metal thin film (12); patterning a photoresist (14) by photolithography on the insulating film (131); etching a liner film (13) by isotropic dry etching using the photoresist (14) as an etching mask; and after the etching of the liner film (13), removing the photoresist (14), and then removing part of the metal thin film (12) by isotropic wet etching using the liner film (13) as an etching mask, thereby forming metal wiring (12a).Type: ApplicationFiled: February 17, 2011Publication date: December 13, 2012Applicant: SHARP KABUSHIKI KAISHAInventor: Shinya Ohhira
-
Patent number: 8288273Abstract: A method is disclosed for forming a patterned thick metallization atop a semiconductor chip wafer. The method includes fabricating a nearly complete semiconductor chip wafer ready for metallization; depositing a bottom metal layer of sub-thickness TK1 together with its built-in alignment mark using a hot metal process; depositing a top metal layer of sub-thickness TK2 using a cold metal process thus forming a stacked thick metallization of total thickness TK=TK1+TK2; then, use the built-in alignment mark as reference, patterning the stacked thick metallization. A patterned thick metallization is thus formed with the advantages of better metal step coverage owing to the superior step coverage nature of the hot metal process as compared to the cold metal process; and lower alignment error rate owing to the lower alignment signal noise nature of the cold metal process as compared to the hot metal process.Type: GrantFiled: October 17, 2011Date of Patent: October 16, 2012Assignee: Alpha & Omega Semiconductor Inc.Inventor: Il Kwan Lee
-
Patent number: 8283247Abstract: In sophisticated semiconductor devices including copper-based metallization systems, a substantially aluminum-free bump structure in device regions and a substantially aluminum-free wire bond structure in test regions may be formed on the basis of a manufacturing process resulting in identical final dielectric layer stacks in these device areas. The number of process steps may be reduced by making a decision as to whether a substrate is to become a product substrate or test substrate for estimating the reliability of actual semiconductor devices. For example, nickel contact elements may be formed above copper-based contact areas wherein the nickel may provide a base for wire bonding or forming a bump material thereon.Type: GrantFiled: May 7, 2008Date of Patent: October 9, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Matthias Lehr, Frank Kuechenmeister, Steffi Thierbach
-
Patent number: 8258628Abstract: An integrated circuit arrangement includes a substrate with a multiplicity of integrated semiconductor components arranged therein, the substrate having a wiring interconnect near to the substrate, a middle wiring interconnect and a wiring interconnect remote from the substrate, which are arranged in this order at increasing distance from the substrate.Type: GrantFiled: September 20, 2006Date of Patent: September 4, 2012Assignee: Infineon Technologies AGInventors: Martina Hommel, Heinrich Koerner, Markus Schwerd, Martin Seck
-
Patent number: 8242000Abstract: A method for making a nanowire element includes: providing an imprint mold including a first substrate and a conductive pattern-transferring layer, the pattern-transferring layer includes first conductive strips; electrifying the pattern-transferring layer with an alternating current; applying a nanowire-containing suspension on the pattern-transferring layer; reorienting the nanowires in the nanowire-containing suspension using a dielectrophoresis method, thereby the nanowires connected between two adjacent first conductive strips; providing a pattern-receiving body, the pattern-receiving body including a second substrate and a pattern-receiving layer; pressing the imprint mold onto the pattern-receiving body with the conductive pattern-transferring layer facing the pattern-receiving layer, thereby defining a patterned recess in the pattern-receiving layer and transferring the nanowires to the second substrate; forming a first conductive layer on the second substrate to obtain a conductive pattern layer, theType: GrantFiled: October 29, 2010Date of Patent: August 14, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Chia-Ling Hsu
-
Publication number: 20120181697Abstract: A method of forming a metal semiconductor alloy that includes forming an intermixed metal semiconductor region to a first depth of a semiconductor substrate without thermal diffusion. The intermixed metal semiconductor region is annealed to form a textured metal semiconductor alloy. A second metal layer is formed on the textured metal semiconductor alloy. The second metal layer on the textured metal semiconductor alloy is then annealed to form a metal semiconductor alloy contact, in which metal elements from the second metal layer are diffused through the textured metal semiconductor alloy to provide a templated metal semiconductor alloy. The templated metal semiconductor alloy includes a grain size that is greater than 2× for the metal semiconductor alloy, which has a thickness ranging from 15 nm to 50 nm.Type: ApplicationFiled: January 14, 2011Publication date: July 19, 2012Applicants: GLOBALFOUNDRIES INC., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christian Lavoie, Ahmet S. Ozcan, Zhen Zhang, Bin Yang
-
Publication number: 20120177895Abstract: A method of patterning a metal to form a patterned metal film. The method includes patterning a surface-treating composition including a polymer and a reductant on a surface of a substrate; and applying a metal source onto the substrate to form a patterned metal film.Type: ApplicationFiled: November 4, 2011Publication date: July 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Suk Jun KIM, Young Hun BYUN, Jae Ho LEE, Yun Hyuk CHOI
-
Patent number: 8216938Abstract: A method for forming a semiconductor device includes forming a partition line pattern and a partition pad pattern connected to an end part of the partition line pattern over the semiconductor substrate. Spacer insulation layers are formed at sidewalls of the partition line pattern and the partition pad pattern. A gap-filling layer is formed between the spacer insulation layers. A first cutting mask pattern is formed to expose a connecting part between the partition line pattern and the partition pad pattern. The partition line pattern and the gap-filling layer adjacent to the spacer insulation layer are removed using the first cutting mask pattern as a mask. A second cutting mask pattern including a first pattern and a second pattern are formed. The spacer insulation layer is removed using the second cutting mask pattern as a mask to form a gate trench in the substrate.Type: GrantFiled: December 30, 2010Date of Patent: July 10, 2012Assignee: Hynix Semiconductor Inc.Inventors: Ki Lyoung Lee, Jin Soo Kim
-
Publication number: 20120164765Abstract: A method of forming an ohmic contact for a semiconductor device can be provided by thinning a substrate to provide a reduced thickness substrate and providing a metal on the reduced thickness substrate. Laser annealing can be performed at a location of the metal and the reduced thickness substrate at an energy level to form a metal-substrate material to provide the ohmic contact thereat.Type: ApplicationFiled: March 12, 2012Publication date: June 28, 2012Inventors: David B. Slater, JR., John Edmond, Matthew Donofrio
-
Patent number: 8187927Abstract: A method for fabricating an LCD includes: providing a substrate with a thin film transistor (TFT) part defined thereon; forming a metallic film for a gate electrode on the substrate; etching the metallic film through a first printing process to form a gate electrode; sequentially forming a gate insulating layer, a semiconductor layer, and a metallic film for source and drain electrodes on the substrate; selectively etching the metallic film for source and drain electrodes, the semiconductor layer and the gate insulating layer through a second printing process to form a gate insulating layer pattern, a preliminary active pattern and a metallic film pattern which are sequentially stacked such that the gate insulating layer pattern is over-etched from the side of the preliminary active pattern; forming an insulating layer on the substrate with the metallic film pattern; etching the insulating layer to expose the metallic film pattern; forming a transparent conductive film on the metallic film pattern and a remaiType: GrantFiled: December 8, 2010Date of Patent: May 29, 2012Assignee: LG Display Co., Ltd.Inventors: Seung-Hee Nam, Nam-Kook Kim, Soon-Sung Yoo, Youn-Gyoung Chang
-
Publication number: 20120098131Abstract: A nickel alloy sputtering target and a nickel silicide film formed with such a target are provided and enable the formation of a thermally stable silicide (NiSi) film, scarcely causing the aggregation of films or excessive formation of silicides, having low generation of particles upon forming the sputtered film, having favorable uniformity and superior plastic workability to the target, and which is particularly effective for the manufacture of a gate electrode material (thin film). The nickel alloy sputtering target contains 22 to 46 wt % of platinum and 5 to 100 wtppm of one or more components selected from iridium, palladium, and ruthenium, and remainder is nickel and inevitable impurities.Type: ApplicationFiled: January 5, 2012Publication date: April 26, 2012Applicant: JX NIPPON MINING & METALS CORPORATIONInventor: Yasuhiro Yamakoshi
-
Publication number: 20120094479Abstract: A method for making electrical interconnections of carbon nanotubes, including a) depositing an ionic liquid including nanoparticles of at least one suspended electrically conducting material, covering at least one surface of an element configured to be used as a support for carbon nanotubes, b) forming a deposit of the nanoparticles at least against the surface of the element, c) removing the remaining ionic liquid, d) growing carbon nanotubes from the deposited nanoparticles, and further including between the c) removing the remaining ionic liquid and the d) growing carbon nanotubes, passivating the deposited nanoparticles not found against the surface of the element.Type: ApplicationFiled: March 24, 2010Publication date: April 19, 2012Applicants: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Paul-Henri Haumesser, Jean-Marie Basset, Paul Campbell, Simon Deleonibus, Thibaut Gutel, Gilles Marchand, Catherine Santini
-
Patent number: 8158505Abstract: A method for manufacturing a semiconductor device includes forming a semiconductor wafer including a plurality of interconnect layers, the semiconductor wafer including: a plurality of chip-composing portions; a dicing region separating the chip-composing portions from each other; and a plurality of inter-chip interconnects electrically connecting adjacent ones of the chip-composing portions and formed in one of the interconnect layers and in the dicing region; a dummy metal pattern comprising a plurality of dummy metals, the dummy metal pattern being formed in at least one of the interconnect layers over or below the inter-chip interconnects only in an area corresponded to a region where the inter-chip interconnects are arranged and corresponded to a region therearound; and forming semiconductor chips by dicing the dicing region so as to divide the chip-composing portions.Type: GrantFiled: May 27, 2010Date of Patent: April 17, 2012Assignee: Renesas Electronics CorporationInventors: Shinichi Uchida, Yoshitsugu Kawashima, Hiroshi Ise
-
Publication number: 20120088365Abstract: By moderately introducing defects into a highly conductive material, such as copper, the resistance versus temperature behavior may be significantly modified so that enhanced electromigration behavior and/or electrical performance may be obtained in metallization structures of advanced semiconductor devices. The defect-related portion of the resistance may be moderately increased so as to change the slope of the resistance versus temperature curve, thereby allowing the incorporation of impurity atoms for enhancing the electromigration endurance while not unduly increasing the overall resistance at the operating temperature or even reducing the corresponding resistance at the specified operating temperature. Thus, by appropriately designing the electrical resistance for a target operating temperature, both the electromigration behavior and the electrical performance may be enhanced.Type: ApplicationFiled: October 13, 2011Publication date: April 12, 2012Inventors: Moritz Andreas Meyer, Matthias Lehr, Eckhard Langer
-
Publication number: 20120034775Abstract: A method is disclosed for forming a patterned thick metallization atop a semiconductor chip wafer. The method includes fabricating a nearly complete semiconductor chip wafer ready for metallization; depositing a bottom metal layer of sub-thickness TK1 together with its built-in alignment mark using a hot metal process; depositing a top metal layer of sub-thickness TK2 using a cold metal process thus forming a stacked thick metallization of total thickness TK=TK1+TK2; then, use the built-in alignment mark as reference, patterning the stacked thick metallization. A patterned thick metallization is thus formed with the advantages of better metal step coverage owing to the superior step coverage nature of the hot metal process as compared to the cold metal process; and lower alignment error rate owing to the lower alignment signal noise nature of the cold metal process as compared to the hot metal process.Type: ApplicationFiled: October 17, 2011Publication date: February 9, 2012Inventor: Il Kwan Lee
-
Patent number: 8110497Abstract: An embodiment of the present invention provides a method for manufacturing a semiconductor device. This method comprises: forming a seed film at least on an inner face of a recessed portion of a substrate; forming a protection film on the seed film, the protection film being made of a material that is more easily oxidized than a material forming the seed film; heat-treating the protection film; exposing at least part of the seed film by removing at least part of the heat-treated protection film; forming a plating film on the seed film through electrolytic plating to be buried in the recessed portion, by supplying current to the seed film that is at least partially exposed; and removing the plating film except for a portion buried in the recessed portion.Type: GrantFiled: December 23, 2009Date of Patent: February 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsuko Sakata, Soichi Yamashita, Yasuyuki Sonoda, Hiroshi Toyoda, Masahiko Hasunuma
-
Patent number: 8101519Abstract: The present invention relates to a mold, a manufacturing method of the mold, and a method of forming patterns using the mold. The mold may include a main body having a convex portion and a recess portion, and a polymer layer formed over the main body by processing a surface of the main body with a high molecular weight material through a surface treatment.Type: GrantFiled: June 2, 2009Date of Patent: January 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Jun Lee
-
Patent number: 8102005Abstract: The present invention provides a method for forming a wiring having a minute shape on a large substrate with a small number of steps, and further a wiring substrate formed by the method. Moreover, the present invention provides a semiconductor device in which cost reduction and throughput improvement are possible due to the small number of steps and reduction of materials and which has a semiconductor element with a minute structure, and further a manufacturing method thereof. According to the present invention, a composition including metal particles and organic resin is irradiated with laser light and a part of the metal particles is baked to form a conductive layer typified by a wiring, an electrode or the like over a substrate. Further, a semiconductor device having the baked conductive layer as a wiring or an electrode is formed.Type: GrantFiled: February 13, 2009Date of Patent: January 24, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroko Yamamoto, Osamu Nakamura
-
Patent number: 8097491Abstract: A chip structure having a redistribution layer includes: a chip with electrode pads disposed on an active surface thereof; a first passivation layer formed on the active surface and the electrode pads; a redistribution layer formed on the first passivation layer and having a plurality of wiring units, wherein each of the wiring units has a conductive pad, a conductive via and a conductive trace connecting the conductive pad and the conductive via, the conductive trace having at least a first through opening for exposing a portion of the first passivation layer; and a second passivation layer disposed on the first passivation layer and the redistribution layer, the second passivation layer being filled in the first through opening such that the first and second passivation layers are bonded to each other with the conductive trace sandwiched therebetween, thereby preventing delamination of the conductive trace from the second passivation layer.Type: GrantFiled: December 7, 2010Date of Patent: January 17, 2012Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Hung-Yuan Hsu, Sui-An Kao
-
Publication number: 20120007228Abstract: An embodiment of the disclosure includes a conductive pillar on a semiconductor die. A substrate is provided. A bond pad is over the substrate. A conductive pillar is over the bond pad. The conductive pillar has a top surface, edge sidewalls and a height. A cap layer is over the top surface of the conductive pillar. The cap layer extends along the edge sidewalls of the conductive pillar for a length. A solder material is over a top surface of the cap layer.Type: ApplicationFiled: July 8, 2010Publication date: January 12, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Hsiung LU, Ming-Da CHENG, Chih-Wei LIN, Ming-Che HO, Chung-Shi LIU
-
Publication number: 20120001344Abstract: A semiconductor device manufacture method includes: forming an insulating film above a semiconductor substrate; etching the insulating film to form a dummy groove having a first depth, a wiring groove having a second depth deeper than the first depth, and a via hole to be disposed on a bottom of the wiring groove; depositing a conductive material in the dummy groove, wiring groove and via hole and above the insulating film; and polishing and removing the conductive material above the insulating film.Type: ApplicationFiled: February 11, 2011Publication date: January 5, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Satoshi TAKESAKO, Naoki IDANI
-
Patent number: 8076778Abstract: A semiconductor device and related method for fabricating the same include providing a stacked structure including an insulating base layer and lower and upper barrier layers with a conductive layer in between, etching the stacked structure to provide a plurality of conductive columns that each extend from the lower barrier layer, each of the conductive columns having an overlying upper barrier layer cap formed from the etched upper barrier layer, wherein the lower barrier layer is partially etched to provide a land region between each of the conductive lines, forming a liner layer over the etched stacked structure exposing the land region, and etching the liner layer and removing the exposed land region to form a plurality of conductive lines.Type: GrantFiled: September 30, 2009Date of Patent: December 13, 2011Assignee: Macronix International Co., Ltd.Inventors: Kuo Liang Wei, Hsu Sheng Yu, Hong-Ji Lee
-
Patent number: 8071468Abstract: There is provided a method of manufacturing a semiconductor device, the method including performing at least one of: processing, when forming the first redistribution layer, of forming the first electrically conductive material layer by growing the first electrically conductive material using electroplating, and polishing the first resist film and the first electrically conductive material layer from the main surface side to flatten their surfaces; and processing, when forming the second redistribution layer, forming the second electrically conductive material layer by growing the second electrically conductive material using electroplating, and polishing the second resist film and the second electrically conductive material layer from the main surface side to flatten their surfaces.Type: GrantFiled: February 3, 2010Date of Patent: December 6, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Hideyuki Sameshima, Tomoo Ono