Interconnection Or Wiring Or Contact Manufacturing Related Aspects (epo) Patents (Class 257/E21.641)
-
Patent number: 7589014Abstract: A method of producing a semiconductor device having a plurality of wiring layers forms a first interlayer-insulating film, forms a plurality of grooves for wiring in the first interlayer-insulating film, fills metallic films in the grooves to form wirings, etches the first interlayer-insulating film with the wirings as a mask and removes the interlayer-insulating film between the wirings to provide grooves to be filled, and fills a second interlayer-insulating film made of a material of low dielectric constant in the grooves to be filled.Type: GrantFiled: November 30, 2006Date of Patent: September 15, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Shimooka, Hideki Shibata, Hideshi Miyajima, Kazuhiro Tomioka
-
Publication number: 20090227079Abstract: The present invention discloses a semiconductor device and a manufacturing method thereof which improves its characteristics even though it is miniaturized. According to one aspect of the present invention, it is provided a semiconductor device comprising a first semiconductor element device including a pair of first diffusion layers formed in the semiconductor substrate with a first gate electrode therebetween, and a first conductor layer formed in the first diffusion layer and having an internal stress in a first direction, and a second semiconductor element device including a pair of second diffusion layers formed in the semiconductor substrate with a second gate electrode therebetween, and a second conductor layer formed in the second diffusion layer, having an internal stress in a second direction opposite to the first direction, and constituted of the same element as that of the first conductor layer.Type: ApplicationFiled: April 16, 2008Publication date: September 10, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Toshihiko Iinuma
-
Publication number: 20090206415Abstract: A semiconductor element structure includes a first MOS having a first high-K material and a first metal for use in a first gate, a second MOS having a second high-K material and a second metal for use in a second gate and a bridge channel disposed in a recess connecting the first gate and the second gate for electrically connecting the first gate and the second gate, wherein the bridge channel is embedded in at least one of the first gate and the second gate.Type: ApplicationFiled: February 19, 2008Publication date: August 20, 2009Inventors: Tian-Fu Chiang, Li-Wei Cheng, Che-Hua Hsu, Chih-Hao Yu, Cheng-Hsien Chou, Chien-Ming Lai, Yi-Wen Chen, Chien-Ting Lin, Guang-Hwa Ma
-
Patent number: 7575993Abstract: To provide a method of forming a wiring for the purpose of providing a semiconductor device, which is superior in reliability and cost performance. Further, to provide methods of manufacturing a semiconductor device and a display device by using the method of forming the wiring according to the present invention. According to the present invention, when a wiring material and the like is directly patterned on a substrate mainly having an insulating surface by droplet discharging method, a wiring is formed at a position including at least an opening in contact with an underlying portion on an insulating film provided with the opening by dropping a liquid droplet containing a conductive composition by droplet discharging method. By heating the substrate with the wiring formed thereon, a surface of the wiring on the opening and a surface of the wiring other than the wiring on the opening are approximately leveled, and the opening is filled.Type: GrantFiled: March 16, 2007Date of Patent: August 18, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Takayama, Tetsuji Yamaguchi
-
Publication number: 20090203181Abstract: In an embodiment of the present invention, a semiconductor layer having regions into which a p-type impurity, an n-type impurity and a (p+n) impurity are respectively introduced is formed as a surface layer by being heat-treated. An impurity segregation layer on these regions is removed, and a film of a metallic material is thereafter formed on the regions and is heat-treated, thereby forming a silicide film on the semiconductor layer. In another embodiment, an impurity is introduced into the impurity segregation layer, and a film of a metallic material is thereafter formed on the impurity segregation layer and is heat-treated to form a silicide film.Type: ApplicationFiled: January 30, 2009Publication date: August 13, 2009Inventors: Kyoichi Suguro, Mitsuaki Izuha
-
Publication number: 20090194888Abstract: A semiconductor construct is provided which has a semiconductor substrate, an external connection electrode, and an electrode enveloping layer for enveloping the external connection electrode. Also, a base plate is provided which includes a wiring having a first opening corresponding to the external connection electrode. Subsequently, the base plate is removed after the semiconductor construct is fixed to the base plate, and a second opening which reaches the external connection electrode is formed on the electrode enveloping layer corresponding to the first opening of the wiring. Then, a connection conductor for electrically connecting the wiring and the external connection electrode is formed.Type: ApplicationFiled: January 23, 2009Publication date: August 6, 2009Applicant: Casio Computer Co., Ltd.Inventor: Hiroyasu JOBETTO
-
Patent number: 7566611Abstract: The present invention provides a manufacturing method for an integrated semiconductor structure comprising the steps of providing a semiconductor substrate having a plurality of gate stacks in a memory cell region and at least one gate stack in a peripheral device region; forming caps made of one or more layers of a cap material over said plurality of gate stacks in said memory cell region and over said at least one gate stack in said peripheral device region; depositing a first protective layer made of carbon or made of a carbon containing material over said memory cell region and peripheral device region; forming a mask layer on said first protective layer in said memory cell region; exposing said cap of said at least one gate stack in said peripheral device region by removing said first protective layer in said peripheral device region in an etch step wherein said mask layer acts as a mask in said memory cell region; removing said mask layer and said first protective layer from said memory cell region; forType: GrantFiled: May 31, 2006Date of Patent: July 28, 2009Assignee: Qimonda AGInventors: Peter Baars, Klaus Muemmler, Stefan Tegen, Daniel Koehler, Joern Regul
-
Patent number: 7547597Abstract: A method for directly aligning multiple lithography masking layers. The method may be used to fabricate a flash plus logic structure. The flash plus logic structure may comprise a flash memory cell, a logic cell and a transistor.Type: GrantFiled: August 7, 2006Date of Patent: June 16, 2009Assignee: Intel CorporationInventors: Derchang Kau, Khaled Hasnat, Everett Lee
-
Publication number: 20090146247Abstract: A ground shield is disclosed that includes a ‘cheesed’ metal positioned within a dielectric layer and a metal region positioned within a first metal level over the cheesed metal. The ground shield can have different forms depending on the metal used, and provisions are made to prevent diffusion of copper (Cu) when that is used as the metal in the cheese metal of the ground shield. The ground shield provides a low resistance, very thick metal at a first metal (M1) level for passive RF elements in conjunction with the standard back-end-of-line (BEOL) integration. The invention also includes a method of forming the ground shield.Type: ApplicationFiled: February 16, 2009Publication date: June 11, 2009Inventors: Mete Erturk, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 7541278Abstract: A first conductive layer is formed. An insulating layer is formed so that at least a part of the insulating layer is disposed on the first conductive layer. A second conductive layer is formed so that at least a part of the second conductive layer is disposed on the insulating layer over the first conductive layer. Each of the first and second conductive layers is formed by discharging drops of a solvent containing fine particles of a conductive material. The insulating layer is formed by discharging drops of a solvent containing fine particles of an insulating material.Type: GrantFiled: July 17, 2008Date of Patent: June 2, 2009Assignee: Seiko Epson CorporationInventor: Tetsuya Otsuki
-
Patent number: 7541276Abstract: Exemplary embodiments of the invention generally include methods for forming multilayer metal interconnect structures using dual damascene methods that incorporate a via capping process to protect lower interconnection lines from etching damage or oxidation, for example, that may be caused by inadvertent exposure of lower interconnection lines to etching atmospheres.Type: GrantFiled: September 9, 2005Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae Hak Kim, Sun Jung Lee, Seung Jin Lee
-
Patent number: 7531439Abstract: Methods for forming an integrated semiconductor circuit arrangement are disclosed. In one embodiment, a semiconductor circuit with a first semiconductor circuit region and with a second semiconductor circuit region is formed in each case in a semiconductor material region. A first metallization layer is applied to the structure thus obtained. A protective material region is then formed. A second metallization layer is subsequently applied, which is then also patterned. Afterward, the first metallization layer together with the protective material region is then patterned.Type: GrantFiled: May 26, 2005Date of Patent: May 12, 2009Assignee: Infineon Technologies AGInventors: Johann Rieger, Stefan Lipp, Hans Peter Zeindl, Thomas Detzel, Hubert Maier
-
Patent number: 7501690Abstract: A ground shield is disclosed that includes a ‘cheesed’ metal positioned within a dielectric layer and a metal region positioned within a first metal level over the cheesed metal. The ground shield can have different forms depending on the metal used, and provisions are made to prevent diffusion of copper (Cu) when that is used as the metal in the cheese metal of the ground shield. The ground shield provides a low sheet resistance, very thick metal at a first metal (M1) level for passive RF elements in conjunction with the standard back-end-of-line (BEOL) integration. The invention also includes a method of forming the ground shield.Type: GrantFiled: May 9, 2005Date of Patent: March 10, 2009Assignee: International Business Machines CorporationInventors: Mete Erturk, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 7498242Abstract: Method and structures are provided for conformal lining of dual damascene structures in integrated circuits. Preferred embodiments are directed to providing conformal lining over openings formed in porous materials. Trenches are formed in, preferably, insulating layers. The layers are then adequately treated with a particular plasma process. Following this plasma treatment a self-limiting, self-saturating atomic layer deposition (ALD) reaction can occur without significantly filling the pores forming improved interconnects.Type: GrantFiled: February 21, 2006Date of Patent: March 3, 2009Assignee: ASM America, Inc.Inventors: Devendra Kumar, Kamal Kishore Goundar, Nathanael R. C. Kemeling, Hideaki Fukuda, Hessel Sprey, Maarten Stokhof
-
Patent number: 7485572Abstract: A method of forming silicide contacts for semiconductor devices includes subjecting a silicon containing semiconductor wafer to a degas treatment at a temperature of about 400° C., transferring the semiconductor wafer from a degas chamber to a deposition chamber, depositing a cobalt layer over the wafer at a point in time when the semiconductor wafer has cooled to temperature range of about 275-300° C., depositing a cap layer over the cobalt layer, and annealing the semiconductor wafer so as to create silicide contacts at portions on the wafer where cobalt is formed over silicon.Type: GrantFiled: September 25, 2006Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Anita Madan, Robert J. Purtell, Keith Kwong Hon Wong
-
Patent number: 7470612Abstract: A method of forming a metal wiring layer of a semiconductor device produces metal wiring that is free of defects. The method includes forming an insulating layer pattern defining a recess on a substrate, forming a conformal first barrier metal layer on the insulating layer pattern, and forming a second barrier metal layer on the first barrier metal layer in such a way that the second barrier metal layer will facilitate the growing of metal from the bottom of the recess such that the metal can fill a bottom part of the recess completely and thus, form damascene wiring. An etch stop layer pattern is formed after the damascene wiring is formed so as to fill the portion of the recess which is not occupied by the damascene wiring.Type: GrantFiled: September 13, 2006Date of Patent: December 30, 2008Assignee: Samsung Electronics Co, Ltd.Inventors: Kyung-in Choi, Sung-ho Han, Sang-woo Lee, Dae-yong Kim
-
Publication number: 20080296696Abstract: Provided are a semiconductor device and a method of forming the same. The method includes forming an interlayer dielectric on a semiconductor substrate, forming a contact hole in the interlayer dielectric to expose the semiconductor substrate, forming a metal pattern including a dopant on the exposed semiconductor substrate, and performing a heat treatment process to react the semiconductor substrate with the metal pattern to form a metal silicide pattern. The heat treatment process includes diffuses the dopant into the semiconductor substrate.Type: ApplicationFiled: May 27, 2008Publication date: December 4, 2008Inventors: Jung-Ho Yun, Gil-heyun Choi, Jong-Myeong Lee
-
Patent number: 7456096Abstract: It is made possible to reduce the interface resistance at the interface between the nickel silicide film and the silicon. A semiconductor manufacturing method includes: forming an impurity region on a silicon substrate, with impurities being introduced into the impurity region; depositing a Ni layer so as to cover the impurity region; changing the surface of the impurity region into a NiSi2 layer through annealing; forming a Ni layer on the NiSi2 layer; and silicidating the NiSi2 layer through annealing.Type: GrantFiled: September 11, 2006Date of Patent: November 25, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamauchi, Atsuhiro Kinoshita, Yoshinori Tsuchiya, Junji Koga, Koichi Kato, Nobutoshi Aoki, Kazuya Ohuchi
-
Publication number: 20080283936Abstract: Provided is a method for manufacturing a semiconductor device that includes a substrate having a PMOS device region and NMOS device region. A first gate structure including a first hardmask and a second gate structure including a second hardmask are formed in the region and region, respectively. Epitaxial SiGe regions are created in the substrate proximate the first gate structure, the first hardmask protecting the first gate structure from the SiGe. First source/drain regions are formed proximate the first gate structure, at least a portion of each of the first source/drain regions located within one of the SiGe regions. Additionally, a raised portion is grown above the substrate proximate the second gate structure, the portion forming at least a part of second source/drain regions located on opposing sides of the second gate structure. Additionally, the first and second hardmasks protect the first and second gate structures from the growing.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Applicant: Texas Instruments IncorporatedInventors: Seetharaman Sridhar, Majid Mansoori
-
Patent number: 7453151Abstract: A semiconductor structure and methods for forming the same. The semiconductor structure includes (a) a substrate; (b) a first semiconductor device on the substrate; (c) N ILD (Inter-Level Dielectric) layers on the first semiconductor device, wherein N is an integer greater than one; and (d) an electrically conductive line electrically coupled to the first semiconductor device. The electrically conductive line is adapted to carry a lateral electric current in a lateral direction parallel to an interfacing surface between two consecutive ILD layers of the N ILD layers. The electrically conductive line is present in at least two ILD layers of the N ILD layers. The electrically conductive line does not comprise an electrically conductive via that is adapted to carry a vertical electric current in a vertical direction perpendicular to the interfacing surface.Type: GrantFiled: July 27, 2006Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: Natalie Barbara Feilchenfeld, Zhong-Xiang He, Qizhi Liu, BethAnn Rainey, Ping-Chuan Wang, Kimball M. Watson
-
Patent number: 7446038Abstract: An interlayer interconnect structure of a three-dimensional memory includes memory cell groups, each composed of a plurality of memory cells and connected to their respective selection transistors, because of special arrangement of lines and first plugs as well as line layouts. The line layouts involve disposing a plurality of lines on each of a plurality of horizontal levels, and selectively forming second plugs between adjoining lines disposed on upper and lower horizontal levels, such that the plugs selectively connect the adjoining upper and lower lines to each other. Since identical layout patterns are adopted in individual stacking states of stacking layers disposed in the three-dimensional memory, the upper lines and the lower lines of the stacking layers of the three-dimensional memory share the same layouts, leading to a reduction in the number of masks used, simpler process adjustment, and lower costs.Type: GrantFiled: June 12, 2006Date of Patent: November 4, 2008Assignee: Industrial Technology Research InstituteInventor: Pei-Ren Jeng
-
Publication number: 20080258181Abstract: Hybrid substrates characterized by semiconductor islands of different crystal orientations and methods of forming such hybrid substrates. The methods involve using a SIMOX process to form an insulating layer. The insulating layer may divide the islands of at least one of the different crystal orientations into mutually aligned device and body regions. The body regions may be electrically floating relative to the device regions.Type: ApplicationFiled: April 20, 2007Publication date: October 23, 2008Inventors: Ethan Harrison Cannon, Toshiharu Furukawa, John Gerard Gaudiello, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, Jack Allan Mandelman, William Robert Tonti
-
Publication number: 20080220572Abstract: Semiconductor devices and memory cells are formed using silicon rich barrier layers to prevent diffusion of dopants from differently doped polysilicon films to overlying conductive layers or to substrates. A polycilicide gate electrode structure may be formed using the silicon rich barrier layers. Methods of forming the semiconductor devices and memory cells are also provided.Type: ApplicationFiled: May 14, 2008Publication date: September 11, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh Dang Tang, Chris Braun, Farrell M. Good
-
Patent number: 7420280Abstract: An improved under bump structure for use in semiconductor devices is described. The under bump structure includes a passivation layer having a plurality of vias. The vias are positioned such that a plurality of vias are associated with (i.e., located over) each contact pad. A metal layer fills the vias and forms a metallization pad that is suitable for supporting a solder bump. Preferably the metal layer extends over at least portions of the passivation layer to form a unified under bump metallization pad over the associated contact pad. Each metallization pad is electrically connected to the contact pad through a plurality of the vias. The described under bump structures can be formed at the wafer level.Type: GrantFiled: May 2, 2005Date of Patent: September 2, 2008Assignee: National Semiconductor CorporationInventor: Nikhil V. Kelkar
-
Patent number: 7413975Abstract: A first conductive layer is formed. An insulating layer is formed so that at least a part of the insulating layer is disposed on the first conductive layer. A second conductive layer is formed so that at least a part of the second conductive layer is disposed on the insulating layer over the first conductive layer. Each of the first and second conductive layers is formed by discharging drops of a solvent containing fine particles of a conductive material. The insulating layer is formed by discharging drops of a solvent containing fine particles of an insulating material.Type: GrantFiled: April 7, 2006Date of Patent: August 19, 2008Assignee: Seiko Epson CorporationInventor: Tetsuya Otsuki
-
Patent number: 7397073Abstract: The present invention provides a semiconducting device including a gate dielectric atop a semiconducting substrate, the semiconducting substrate containing source and drain regions adjacent the gate dielectric; a gate conductor atop the gate dielectric; a conformal dielectric passivation stack positioned on at least the gate conductor sidewalls, the conformal dielectric passivation stack comprising a plurality of conformal dielectric layers, wherein no electrical path extends entirely through the stack; and a contact to the source and drain regions, wherein the discontinuous seam through the conformal dielectric passivation stack substantially eliminates shorting between the contact and the gate conductor. The present invention also provides a method for forming the above-described semiconducting device.Type: GrantFiled: November 22, 2004Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventors: Brett H. Engel, Stephen M. Lucarini, John D. Sylvestri, Yun-Yu Wang
-
Patent number: 7374992Abstract: The present invention provides a manufacturing method for an integrated semiconductor structure comprising the steps of: providing a semiconductor substrate having a plurality of gate stacks in a memory cell region and at least one gate stack in a peripheral device region; forming caps made of one or more layers of a cap material over said plurality of gate stacks in said memory cell region and over said at least one gate stack in said peripheral device region; forming a first contact hole between two neighboring gate stacks in said memory cell region; depositing a first protective layer over said memory cell region and peripheral device region; exposing said cap of said at least one gate stack in said peripheral device region; modifying said exposed cap of said at least one gate stack in said peripheral device region in a process step wherein said first protective layer acts as a mask in said memory cell region; forming a second protective layer over said modified cap in said peripheral device region; partlyType: GrantFiled: May 31, 2006Date of Patent: May 20, 2008Assignee: Oimonda AGInventors: Peter Baars, Klaus Muemmler, Matthias Goldbach
-
Patent number: 7368321Abstract: A semiconductor package includes: a first substrate including: a semiconductor base material having a first side and a second side; a functional element that is provided at the first side of the semiconductor base material; a first wiring; a pad that is electrically connected to the functional element via the first wiring; a through-hole interconnection that is electrically connected to the pad and is provided in a hole that is defined penetrating the semiconductor base material from the first side thereof to the second side thereof, the through-hole interconnection including a first insulating film and a first conductive material formed on the first insulating film; and a sealing material provided surrounding the functional element; a second substrate that is bonded to a first side of the first substrate via the sealing material.Type: GrantFiled: July 26, 2007Date of Patent: May 6, 2008Assignee: Fujikura Ltd.Inventors: Michikazu Tomita, Tatsuo Suemasu, Sayaka Hirafune
-
Patent number: 7339204Abstract: A contact is formed within an active region of a substrate at the edge of a die, preferably within the first metallization level in the active region of the substrate. An opening having sloped sidewalls is then etched into the back side of the substrate, exposing a portion of the active region contact. An interconnect is formed on the opening sidewall to connect the active region contact with a die contact pad on the backside surface of the substrate. The active region contact preferably spans a boundary between two die, with the opening preferably etched across the boundary to permit inter-connects on opposing sidewalls of the opening to each contact the active region contact within different die, connecting the active region contact to die contact pads on different dice. The dice are then separated along the boundary, through the active region contact which becomes two separate active region contacts.Type: GrantFiled: October 1, 2001Date of Patent: March 4, 2008Assignee: STMicroelectronics, Inc.Inventor: Danielle A. Thomas
-
Patent number: 7338871Abstract: The present invention provides a method for fabricating a semiconductor device capable of preventing a contact resistance from increasing in a region contacted to an N-type conductive region during forming a conductive pattern directly contacted to the N-type conductive region including a conductive pattern and silicon, and preventing an increase in a parasitic capacity of the conductive pattern according to an increase in a thickness of a barrier layer.Type: GrantFiled: December 21, 2004Date of Patent: March 4, 2008Assignee: Hynix Semiconductor Inc.Inventors: Joo-Wan Lee, Jun-Ki Kim
-
Patent number: 7320934Abstract: A method of forming a contact between a bitline and a local interconnect in a flash memory device comprises forming a hard mask layer on a planarized surface that includes an exposed top section of the local interconnects prior to depositing an oxide dielectric layer. The hard mask layer may be composed of a material that has an etch resistance as compared to the interlayer dielectric material, e.g., nitride. Openings in the hard mask define positions for the contacts to the local interconnects exposed in the top section.Type: GrantFiled: June 20, 2005Date of Patent: January 22, 2008Assignee: Infineon Technologies AGInventors: Nicolas Nagel, Dominik Olligs
-
Publication number: 20070287294Abstract: Methods for fabricating interconnect structures are provided. An exemplary method for fabricating an interconnect comprises providing a substrate with a first dielectric layer thereon. At least one conductive feature is formed in the first dielectric layer. A conductive cap is selectively formed to overlie the conductive feature. A surface treatment is performed on the first dielectric layer and the conductive cap. A second dielectric layer is then formed to overlie the first dielectric layer.Type: ApplicationFiled: June 8, 2006Publication date: December 13, 2007Inventors: Ting-Chu Ko, Ming-Hsing Tsai, Shau-Lin Shue
-
Patent number: 7300862Abstract: High quality dielectric layers may be achieved without introducing excessive impurities when a semiconductor device is manufactured by a method that includes forming a lower wire layer on a structure above a semiconductor substrate, forming a silicon rich oxide layer having a refractive index of 0.45-1.55 on the lower wire layer and the structure, implanting carbon and oxygen (e.g., CO2) into the silicon rich oxide (SRO) layer, and forming an organosilicate glass layer by heat-treating the implanted SRO layer.Type: GrantFiled: May 9, 2005Date of Patent: November 27, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Jae-Suk Lee
-
Patent number: 7282402Abstract: According to the embodiments to the present disclosure, the process of making a dual strained channel semiconductor device includes integrating strained Si and compressed SiGe with trench isolation for achieving a simultaneous NMOS and PMOS performance enhancement. As described herein, the integration of NMOS and PMOS can be implemented in several ways to achieve NMOS and PMOS channels compatible with shallow trench isolation.Type: GrantFiled: March 30, 2005Date of Patent: October 16, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Mariam G. Sadaka, Alexander L. Barr, Dejan Jovanovic, Bich-Yen Nguyen, Voon-Yew Thean, Shawn G. Thomas, Ted R. White
-
Patent number: 7271086Abstract: Methods for forming a redistribution layer on microfeature workpieces, and microfeature workpieces having such a redistribution layer are disclosed herein. In one embodiment, a method includes constructing a dielectric structure on a microfeature workpiece having a substrate and a terminal carried by the substrate, and removing a section of the dielectric structure to form an opening. The opening has a first portion extending through the dielectric structure and exposing the terminal and a second portion extending to an intermediate depth in the dielectric structure. The second portion is spaced laterally apart from the terminal. The method further includes forming a conductive layer on the microfeature workpiece with the conductive layer in electrical contact with the terminal and disposed in the first and second portions of the opening.Type: GrantFiled: September 1, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Troy Gugel, John Lee, Fred Fishburn
-
Patent number: 7262120Abstract: A method for fabricating a metal line in a semiconductor device is provided. The method includes: forming an inter-layer insulation layer on a substrate; forming a contact hole by etching the inter-layer insulation layer; forming a metal layer on the inter-layer insulation layer and the contact hole; etching a portion of the metal layer through performing a first etching process; and etching a remaining portion of the metal layer through performing a second etching process until the surface of the inter-layer insulation layer is exposed and a bottom portion of the metal line is sloped.Type: GrantFiled: December 9, 2005Date of Patent: August 28, 2007Assignee: Hynix Semiconductor Inc.Inventor: Ki-Won Nam
-
Patent number: 7247947Abstract: A semiconductor device includes a first semiconductor construct provided on a base plate and having a semiconductor substrate and external connection electrodes. An insulating layer is provided on the base plate around the first semiconductor construct. An upper layer insulating film is provided on the first semiconductor construct and insulating layer. Upper layer wiring lines are provided on the upper layer insulating film so that the upper layer wiring line is electrically connected to the external connection electrode. A second semiconductor construct is joined to and installed on connection pad portions. All jointing portions of the second semiconductor construct for the connection pad portions of the upper layer wiring lines are disposed in a region corresponding to the first semiconductor construct.Type: GrantFiled: September 20, 2006Date of Patent: July 24, 2007Assignee: Casio Computer Co., Ltd.Inventors: Takeshi Wakabayashi, Ichiro Mihara
-
Patent number: 7247562Abstract: The present invention provides a method of manufacturing a semiconductor element having a miniaturized structure and a semiconductor device in which the semiconductor element having a miniaturized structure is integrated highly, by overcoming reduction of the yield caused by alignment accuracy, accuracy of a processing technique by reduced projection exposure, a finished dimension of a resist mask, an etching technique and the like. An insulating film covering a gate electrode is formed, and a source region and a drain region are exposed, a conductive film is formed thereover, a resist having a different film thickness is formed by applying the resist over the conductive film, the entire surface of the resist is exposed to light and developed, or the entire surface of the resist is etched to form a resist mask, and the conductive film is etched by using the resist mask to form a source and drain electrode.Type: GrantFiled: April 20, 2004Date of Patent: July 24, 2007Assignee: Semiconductor Energy Laboratory Co. Ltd.Inventor: Akira Ishikawa
-
Patent number: 7238606Abstract: Methods for fabricating a copper interconnect of a semiconductor device are disclosed. An example method for fabricating a copper interconnect of a semiconductor device deposits a first insulating layer on a substrate having at least one predetermined structure, forms a trench and via hole through the first insulating layer by using a dual damascene process, and deposits a barrier layer along the bottom and the sidewalls of the trench and via hole.Type: GrantFiled: December 30, 2004Date of Patent: July 3, 2007Assignee: Dongbu Electronics, Co., Ltd.Inventor: In Kyu Chun
-
Patent number: 7202158Abstract: A method fabricating multiple wiring metals in a semiconductor device. The method includes forming a lower wiring metal on a semiconductor substrate, forming an interlayer dielectric on the lower wiring metal, and selectively removing the interlayer dielectric to form a contact dielectric film, a body dielectric film and an opening between the contact and body dielectric films. The method also includes filling the opening with low-k material, forming a capping dielectric on the contact and body dielectric films and the low-k material, forming a contact hole passing through the capping dielectric and the contact dielectric film to be connected to the lower wiring metal, and forming an upper wiring metal electrically interconnected to the lower wiring metal through the contact hole.Type: GrantFiled: December 30, 2005Date of Patent: April 10, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: June Woo Lee
-
Patent number: 7202163Abstract: A Local interconnection wiring structure method for forming the same reduces the likelihood of a short between a local interconnection layer of gate electrodes and an active region by forming a common aperture so as to have a determined aperture between the local interconnection layer and the active region on an insulation film of a semiconductor substrate. Methods of forming the local interconnection wire can include forming a first etching mask pattern that has a size longer than a length between inner ends of adjacent gate electrodes formed on a semiconductor substrate and covered with an insulation film. The etching mask simultaneously has a length the same as or shorter than the length between outer ends of the gate electrodes. The insulation film exposed in the first etching mask pattern is subsequently etched so that the insulation film remains higher than a highest height of the gate electrodes, so as to form a recess pattern.Type: GrantFiled: June 4, 2004Date of Patent: April 10, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Un Kwon, Yong-Sun Ko
-
Publication number: 20070075429Abstract: Metal interconnection lines of semiconductor devices and methods of forming the same are disclosed. Improved reliability is achieved in a disclosed metal line of a semiconductor device by preventing metal layers from eroding and preventing metal lines from being destroyed due to electro-migration (EM) and stress-migration (SM). An illustrated metal interconnection line includes: a semiconductor substrate; a metal pattern on the substrate; a glue pattern under the metal pattern; an anti-reflection pattern on the metal pattern; and dummy patterns surrounding side walls of the metal pattern.Type: ApplicationFiled: December 4, 2006Publication date: April 5, 2007Inventor: Jae-Suk Lee
-
Patent number: 7192859Abstract: To provide a method of forming a wiring for the purpose of providing a semiconductor device, which is superior in reliability and cost performance. Further, to provide methods of manufacturing a semiconductor device and a display device by using the method of forming the wiring according to the present invention. According to the present invention, when a wiring material and the like is directly patterned on a substrate mainly having an insulating surface by droplet discharging method, a wiring is formed at a position including at least an opening in contact with an underlying portion on an insulating film provided with the opening by dropping a liquid droplet containing a conductive composition by droplet discharging method. By heating the substrate with the wiring formed thereon, a surface of the wiring on the opening and a surface of the wiring other than the wiring on the opening are approximately leveled, and the opening is filled.Type: GrantFiled: May 13, 2004Date of Patent: March 20, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Takayama, Tetsuji Yamaguchi
-
Patent number: 7186639Abstract: Metal interconnection lines of semiconductor devices and methods of forming the same are disclosed. Improved reliability is achieved in a disclosed metal line of a semiconductor device by preventing metal layers from eroding and preventing metal lines from being destroyed due to electro-migration (EM) and stress-migration (SM). An illustrated metal interconnection line includes: a semiconductor substrate; a metal pattern on the substrate; a glue pattern under the metal pattern; an anti-reflection pattern on the metal pattern; and dummy patterns surrounding side walls of the metal pattern.Type: GrantFiled: December 10, 2004Date of Patent: March 6, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Jae-Suk Lee
-
Patent number: 7180192Abstract: A semiconductor device includes an insulating film whose relative dielectric constant is 3.4 or less, at least one conductive layer, at least one conductive plug which is electrically connected to the conductive layer to form a conduction path, at least one reinforcing material whose Young's modulus is 30 GPa or more, at least one first reinforcing plug which is connected to the conductive layer and which is formed in contact with the reinforcing material, a reinforcing metal layer which is provided in the insulating film in an area other than that where the conductive layer is formed, and which is electrically disconnected from the conductive layer and the conductive plug, and a second reinforcing plug which is connected to the under side of the reinforcing metal layer and which is formed in contact with the reinforcing material.Type: GrantFiled: June 29, 2005Date of Patent: February 20, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Hasunuma, Sachiyo Ito
-
Patent number: 7176056Abstract: Arrangements are provided to effectively prevent wire disconnection generated due to an increase of heat applied to a semiconductor integrated circuit device The semiconductor integrated circuit device is structured such that a metal layer containing a Pd layer is provided in a portion to which a connecting member having a conductivity is connected, and an alloy layer having a melting point higher than that of an Sn—Pb eutectic solder and containing no Pb as a main composing metal is provided outside a portion molded by a resin. Further, a metal layer in which a thickness in a portion to which the connecting member having the conductivity is adhered is equal to or more than 10 ?m is provided in the connecting member.Type: GrantFiled: November 18, 2002Date of Patent: February 13, 2007Assignee: Renesas Technology Corp.Inventors: Yoshinori Miyaki, Hiromichi Suzuki, Tsuyoshi Kaneda
-
Patent number: 7157372Abstract: A method performed on a wafer having multiple chips, each including a doped semiconductor and substrate, involves etching an annulus trench partially into the substrate, metalizing the annulus trench with a metal, etching a via trench within the periphery of the annulus trench, making a length of the via trench electrically conductive, and thinning the substrate to expose the metal and the electrically conductive material.Type: GrantFiled: January 10, 2006Date of Patent: January 2, 2007Assignee: Cubic Wafer Inc.Inventor: John Trezza
-
Publication number: 20060276016Abstract: A method for forming a nickel cap layer over copper metalized bond pad is disclosed in which the phosphorous content of the nickel cap, and particularly the surface of the nickel cap, may be controlled. The phosphorous content of the surface of the nickel cap is suitably determined such that oxidation is inhibited. The resulting nickel cap may be wire-bonded directly, without the deposition of a gold cap layer.Type: ApplicationFiled: August 17, 2006Publication date: December 7, 2006Inventors: Jeffery Gleason, Joseph Lindgren
-
Publication number: 20060267179Abstract: A semiconductor device includes a completed semiconductor chip and a dielectric layer overlying the completed semiconductor chip. A redistribution layer overlies the completed semiconductor chip and is embedded in the dielectric layer. The redistribution layer includes a plurality of microstrip conductors. Each microstrip conductor has a height and a width selected such that the height is at least twice the width. In addition, each microstrip conductor is separated from an adjacent microstrip conductor by a spacing distance that is at least twice the width.Type: ApplicationFiled: May 25, 2005Publication date: November 30, 2006Inventor: Harald Gross