Chip-on-leads Or Leads-on-chip Techniques, I.e., Inner Lead Fingers Being Used As Die Pad (epo) Patents (Class 257/E23.039)
-
Patent number: 7728422Abstract: One embodiment of a semiconductor package described herein includes a substrate having a first through-hole extending therethrough; a conductive pattern overlying the substrate and extending over the first through-hole; a first semiconductor chip facing the conductive pattern such that at least a portion of the first semiconductor chip is disposed within the first through-hole; and a first external contact terminal within the first through-hole and electrically connecting the conductive pattern to the first semiconductor chip.Type: GrantFiled: December 18, 2007Date of Patent: June 1, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Donghan Kim, Kiwon Choi
-
Patent number: 7723831Abstract: A semiconductor package includes a substrate having contacts, and a discrete component on the substrate in electrical communication with the contacts. The package also includes a semiconductor die on the substrate in electrical communication with the contacts, and a die attach polymer attaching the die to the substrate. The die includes a recess, and the discrete component is contained in the recess encapsulated in the die attach polymer. A method for fabricating the package includes the steps of: attaching the discrete component to the substrate, placing the die attach polymer on the discrete component and the substrate, pressing the die into the die attach polymer to encapsulate the discrete component in the recess and attach the die to the substrate, and then placing the die in electrical communication with the discrete component. An electronic system includes the semiconductor package mounted to a system substrate.Type: GrantFiled: June 25, 2007Date of Patent: May 25, 2010Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 7714419Abstract: An integrated circuit package system comprising: providing an elevated tiebar; forming a die paddle connected to the elevated tiebar; attaching an integrated circuit die over the die paddle adjacent the elevated tiebar; attaching a shield over the elevated tiebar and the integrated circuit die; and forming an encapsulant over a portion of the elevated tiebar, the die paddle, and the integrated circuit die.Type: GrantFiled: December 27, 2007Date of Patent: May 11, 2010Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Henry Descalzo Bathan, Guruprasad Badakere Govindaiah
-
Patent number: 7705476Abstract: Integrated circuit (IC) packages are described. Each IC package includes a die having an exposed metallic layer deposited on its back surface. Solder joints are arranged to physically and electrically connect I/O pads on the active surface of the die with associated leads. A molding material encapsulates portions of the die, leadframe and solder joint connections while leaving the metallic layer exposed and uncovered by molding material.Type: GrantFiled: November 6, 2007Date of Patent: April 27, 2010Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Anindya Poddar
-
Patent number: 7705469Abstract: The present invention provides a semiconductor device which comprises a lead frame including a die pad having one or two or more openings, a substrate mounted over the die pad so as to expose a plurality of semiconductor chip connecting second electrode pads from the openings of the die pad, a plurality of semiconductor chips mounted over the die pad and the substrate, bonding wires that connect chip electrode pads of the semiconductor chip and their corresponding semiconductor chip connecting first and second electrode pads of the substrate, and a sealing portion which covers these and is provided so as to expose parts of leads.Type: GrantFiled: April 17, 2008Date of Patent: April 27, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Yuichi Yoshida
-
Patent number: 7675170Abstract: A removable wafer expander for die bonding equipment for a singularized wafer supported by a flexible sticky substrate, the removable wafer expander provided with a first ring member to be coupled with a second ring member for remote expansion of the flexible sticky substrate therebetween before the mounting of the wafer expander onto the die bonding equipment.Type: GrantFiled: August 3, 2007Date of Patent: March 9, 2010Assignee: STMicroelectronics LtdInventor: Kevin Formosa
-
Patent number: 7671453Abstract: A semiconductor device in which chips are resin-molded, including: frames having front and back surfaces and die pads; power chips mounted on the surfaces of the die pads; an insulation resin sheet having a first and a second surfaces which are opposed against each other, the resin sheet being disposed such that the back surfaces of the die pads contact the first surface of the resin sheet; and a mold resin applied on the first surface of the resin sheet so as to seal up the power chips. The thermal conductivity of the resin sheet is larger than that of the mold resin.Type: GrantFiled: September 22, 2004Date of Patent: March 2, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kenichi Hayashi, Hisashi Kawafuji, Tatsuyuki Takeshita, Nobuhito Funakoshi, Hiroyuki Ozaki, Kazuhiro Tada
-
Publication number: 20100038760Abstract: A fabrication method for a BGA or LGA package includes a low-cost metal leadframe with internally extended leads. I/O attach lands can be placed at any location on the metal leadframe, including the center of the package. An I/O attach land can be fabricated at any position upon an extended lead (e.g., near the center of the package). During fabrication of the package, an isolation saw cut to the bottom of the package can be used to electrically disconnect the leadframe circuit from the peripheral extension traces to prevent tampering with the IC die by probing the edge metal traces.Type: ApplicationFiled: August 13, 2008Publication date: February 18, 2010Applicant: ATMEL CORPORATIONInventors: Ken Lam, Julius Andrew Kovats
-
Publication number: 20100038759Abstract: A DFN package includes internally extended package leads. One or more package pads are physically and electrically extended from a first edge of the package to a second, opposite edge of the package. These extended package leads can terminate at the edges of the leadframe. The package pads and the extended package leads where the IC die is attached can have full leadframe thickness. Other extended package lead features can have a reduced leadframe thickness (e.g., about half the leadframe thickness). Leadframe features can be physically and electrically connected to a tie-bar feature which can be an integral part of a leadframe matrix. The tie-bar can stabilize the leadframe features during assembly. The tie-bar can also provide electrical connectivity for post assembly leadframe plating. The tie-bar can be removed during package singulation by sawing or punching techniques to free the leadframe features both physically and electrically.Type: ApplicationFiled: August 13, 2008Publication date: February 18, 2010Applicant: ATMEL CORPORATIONInventor: Ken Lam
-
Patent number: 7662666Abstract: An underfill material is provided on the surface of a wafer in such a manner as to cover bumps, then the wafer is irradiated with a laser beam from the surface thereof and along planned cutting lines so as to remove an insulation layer and the underfill material present over the planned cutting lines, and the debris generated in this instance are deposited on the underfill material and are thereby prevented from being deposited on the wafer surface and/or on the bumps. Subsequently, a surface layer of the underfill material is cut so as to make the bumps flush in height and to expose the tips of the bumps.Type: GrantFiled: November 28, 2007Date of Patent: February 16, 2010Assignee: Disco CorporationInventor: Koichi Kondo
-
Publication number: 20100019363Abstract: Semiconductor devices that contain a system in package and methods for making such packages are described. The semiconductor device with a system in package (SIP) contains a first IC die, passive components, and discrete devices that are contained in a lower level of the package. The SIP also contains a second IC die that is vertically separated from the first IC die by an array of metal interposers, thereby isolating the components of the first IC die from the components of the second IC die. Such a configuration provides more functionality within a single semiconductor package while also reducing or eliminating local heating in the package. Other embodiments are also described.Type: ApplicationFiled: July 23, 2008Publication date: January 28, 2010Inventors: Manolito Galera, Leocadio Morona Alabin
-
Publication number: 20100019362Abstract: Semiconductor packages that contain isolated stacked dies and methods for making such devices are described. The semiconductor package contains both a first die with a first integrated circuit and a second die with a second integrated circuit that is stacked onto the first die while also being isolated from the first die. The first and second dies are connected using differing arrays of metal strips that serve as interposers between the first and second dies. This configuration provides a thinner semiconductor package since wire-bonding is not used. As well, since the integrated circuit devices in the first and second dies are isolated from each other, local heating and/or hot spots are diminished or prevented in the semiconductor package. Other embodiments are also described.Type: ApplicationFiled: July 23, 2008Publication date: January 28, 2010Inventors: Manolito Galera, Leocadio Morona Alabin
-
Patent number: 7652357Abstract: Quad Flat No-Lead (QFN) packages are provided. An embodiment of a QFN package includes a semiconductor chip including an active surface and an inactive surface, a plurality of leads, a plurality of wire bonds configured to couple the plurality of leads to the semiconductor chip, and a mold material including a mounting side and having a perimeter. The active surface is oriented toward the mounting side, the plurality of wire bonds are disposed between the active surface and the mounting side within the mold material, and the plurality of leads are exposed on the mounting side and are at least partially encapsulated within the perimeter of the mold material.Type: GrantFiled: January 8, 2009Date of Patent: January 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: James J. Wang, William G. McDonald
-
Patent number: 7638880Abstract: A chip package including a carrier having an opening, a first chip, bumps, a second chip, bonding wires, a first adhesive layer and a molding compound is provided. The first chip and the second chip are disposed at two opposite side of the carrier. The bumps are disposed between the carrier and a first active surface of the first chip to electrically connect with the first chip and the carrier. The bonding wires pass through the opening of the carrier and are electrically connected with the carrier and the second chip. The first adhesive layer adhered between the first active surface of the first chip and the carrier includes a first B-staged adhesive layer adhered on the first active surface of the first chip and a second B-staged adhesive layer adhered between the first B-staged adhesive layer and the carrier.Type: GrantFiled: August 26, 2008Date of Patent: December 29, 2009Assignees: ChipMOS Technologies Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Geng-Shin Shen, David Wei Wang
-
Patent number: 7635910Abstract: A semiconductor package is disclosed. In one embodiment, the semiconductor package includes a leadframe including a chip position and a plurality of leadfingers. Each leadfinger includes a cutout in an inner edge providing a chip recess. The semiconductor package further includes a semiconductor chip located in the chip recess. The semiconductor chip has an active surface with a plurality of chip contact pads on each of which an electrically conductive bump is disposed. The inner portions of the leadfingers protrude into the chip position and are electrically connected to the chip contact pads by electrically conductive bumps.Type: GrantFiled: January 20, 2005Date of Patent: December 22, 2009Assignee: Infineon Technologies AGInventors: Richard Mangapul Sinaga, Najib Khan Surattee, Mohamad Yazid
-
Patent number: 7626249Abstract: A semiconductor die package. The semiconductor die package includes a semiconductor die having a first surface comprising a die contact region, and a second surface. It also includes a leadframe structure having a die attach pad and a lead structure, where the semiconductor die is attached to the die attach pad. It also includes a flex clip connector comprising a flexible insulator, a first electrical contact region, and a second electrical contact region. The first electrical contact region of the flex clip connector is coupled to the die contact region and the second electrical contact region of the flex clip connector is coupled to the lead structure.Type: GrantFiled: January 10, 2008Date of Patent: December 1, 2009Assignee: Fairchild Semiconductor CorporationInventors: Maria Clemens Y. Quinones, Jocel P. Gomez
-
Patent number: 7622804Abstract: Provided is a semiconductor device including a semiconductor chip, a film (first film) which is provided so as to cover an active region with a peripheral portion of the semiconductor chip being uncovered, and is made of a dielectric material having a low dielectric constant, and a package molding resin (sealing resin) provided so as to cover the semiconductor chip and the film. As a result, deterioration in contact property with the sealing resin is suppressed and a high frequency characteristic can be enhanced.Type: GrantFiled: September 25, 2007Date of Patent: November 24, 2009Assignee: NEC Electronics CorporationInventor: Koichi Hasegawa
-
Patent number: 7619303Abstract: An integrated circuit package is described that includes two dice. The active surface of each die includes a plurality of I/O pads. The active surface of the first die is positioned adjacent first surfaces of the leads of a lead frame such that I/O pads from the first die are arranged adjacent corresponding solder pad surfaces on the first surfaces. Similarly, the active surface of the second die is positioned adjacent second surfaces of the leads opposite the first surfaces such that I/O pads from the second die are arranged adjacent corresponding solder pad surfaces on the second surfaces. A plurality of solder joints are arranged to physically and electrically connect I/O pads from the first or second die to associated adjacent solder pad surfaces on the leads. In this way, a single lead frame can be utilized to package two dice, one on either side of the leads of the leadframe.Type: GrantFiled: December 20, 2007Date of Patent: November 17, 2009Assignee: National Semiconductor CorporationInventor: Jaime A. Bayan
-
Patent number: 7615851Abstract: An integrated circuit package system comprised by providing a leadframe including leads configured to provide electrical contact between an integrated circuit chip and an external electrical source. Configuring the leads to include outer leads, down set transitional leads, and down set inner leads. Connecting the integrated circuit chip electrically to the down set inner leads. Depositing an encapsulating material to prevent exposure of the down set inner leads.Type: GrantFiled: January 31, 2006Date of Patent: November 10, 2009Assignee: Stats Chippac Ltd.Inventors: Taesung Lee, Jae Soo Lee, Geun Sik Kim
-
Patent number: 7612457Abstract: An integrated circuit includes a first surface configured for mounting to a carrier, an active area of the integrated circuit spaced from the first surface, a bond pad disposed over and in electrical communication with the active area, and a ceramic inorganic stress-buffering layer disposed between the active area and the bond pad.Type: GrantFiled: June 21, 2007Date of Patent: November 3, 2009Assignee: Infineon Technologies AGInventors: Joachim Mahler, Alfred Haimerl, Angela Wieneke Kessler, Michael Bauer
-
Publication number: 20090243056Abstract: A chip package having asymmetric molding includes a lead frame, a chip, an adhesive layer, bonding wires and a molding compound. The lead frame includes a turbulent plate and a frame body having inner lead portions and outer lead portions. The turbulent plate is bended downwards to form a concave portion. The first end of the turbulent plate is connected to the frame body, and the second end is lower than the inner lead portions. The chip is fixed under the inner lead portions through the adhesive layer. The bonding wires are connected between the chip and the inner lead portions. The molding compound encapsulates the chip, the bonding wires, and the turbulent plate. The ratio between the thickness of the molding compound over and under the concave portion is larger than 1. The thickness of the molding compound under and over the outer lead portions is not equal.Type: ApplicationFiled: June 8, 2009Publication date: October 1, 2009Applicants: ChipMOS Technologies Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Wu-Chang Tu, Geng-Shin Shen
-
Publication number: 20090236710Abstract: A Chip-On-Lead (COL) semiconductor package is revealed, primarily comprising a plurality of leadframe's leads each having a carrying bar, a finger and a connecting portion connecting the carrying bar to the finger. A chip has a back surface attached to the carrying bars and is electrically connected to the fingers by a plurality of bonding wires. Therein, at least one of the bonding wires overpasses one of the connecting portions without electrical relationship. An insulation tape is attached onto the connecting portions in a manner to be formed between the overpassing section of the bonding wire and the overpast connecting portion so that electrical short can be avoided during wire-bonding processes of the COL semiconductor package. Therefore, the carrying bars under the chip have more flexibility in the layout design of COL semiconductor packages to use die pad(s) with smaller dimensions or even eliminate die pad.Type: ApplicationFiled: March 19, 2008Publication date: September 24, 2009Inventors: Wan-Jung HSIEH, Chin-Fa WANG, Chin-Ti CHEN
-
Patent number: 7586179Abstract: Disclosed in this specification is a wireless semiconductor package with multiple dies, at least two of which are attached to a thermally and electrically conductive heat sink. The package provides an efficient means for dissipating heat.Type: GrantFiled: October 9, 2007Date of Patent: September 8, 2009Assignee: Fairchild Semiconductor CorporationInventors: Paul Armand Calo, Margie T. Rios, Tiburcio A. Maldo, JoonSeo Son, Erwin Ian V. Almagro
-
Publication number: 20090218664Abstract: A structure of a lead-frame matrix of photoelectron devices is provided. The lead-frame matrix is used to fabricate a first lead-frame array and a second lead-frame array. In the structure of the lead-frame matrix of the photoelectron devices, pins of the first lead-frame array and pins of the second lead-frame array are alternatively inserted.Type: ApplicationFiled: May 11, 2009Publication date: September 3, 2009Inventors: Ming-Jing LEE, Shih-Jen CHUANG, Chih-Hung HSU, Chin-Chia HSU
-
Patent number: 7579680Abstract: A package system for integrated circuit (IC) chips and a method for making such a package system. The method uses a solder-ball flip-chip method for connecting the IC chips onto a lead frame that has pre-formed gull-wing leads only on the source/gate side of the chip. A boschman molding technique is used for the encapsulation process, leaving exposed land and die bottoms for a direct connection to a circuit board. The resulting packaged IC chip has the source of the chip directly connected to the lead frame by solder balls. As well, the drain and gate of the chip are directly mounted to the circuit board without the need for leads from the drain side of the chip.Type: GrantFiled: August 24, 2007Date of Patent: August 25, 2009Assignee: Fairchild Semiconductor CorporationInventors: David Chong, Hun Kwang Lee
-
Patent number: 7576440Abstract: A semiconductor chip comprises a semiconductor substrate having integrated circuits formed on a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on the semiconductor substrate. A pad-rearrangement pattern is electrically connected to the bond pad-wiring pattern. The pad-rearrangement pattern includes a bond pad disposed over at least a part of the cell region. The bond pad-wiring pattern is formed substantially in a center region of the semiconductor substrate. Thus, with the embodiments of the present invention, the overall chip size can thereby be substantially reduced and an MCP can be fabricated without the problems mentioned above.Type: GrantFiled: November 2, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7576416Abstract: A chip package having asymmetric molding includes a lead frame, a chip, an adhesive layer, bonding wires and a molding compound. The lead frame includes a turbulent plate and a frame body having inner lead portions and outer lead portions. The turbulent plate is bended downwards to form a concave portion. The first end of the turbulent plate is connected to the frame body, and the second end is lower than the inner lead portions. The chip is fixed under the inner lead portions through the adhesive layer. The bonding wires are connected between the chip and the inner lead portions. The molding compound encapsulates the chip, the bonding wires, and the turbulent plate. The ratio between the thickness of the molding compound over and under the concave portion is larger than 1. The thickness of the molding compound under and over the outer lead portions is not equal.Type: GrantFiled: February 10, 2006Date of Patent: August 18, 2009Assignees: ChipMOS Technologies Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Wu-Chang Tu, Geng-Shin Shen
-
Patent number: 7563647Abstract: An integrated circuit package system with interconnect support is provided including providing an integrated circuit, forming an electrical interconnect on the integrated circuit, forming a contact pad having a chip support, and coupling the integrated circuit to the contact pad by the electrical interconnect, with the integrated circuit on the chip support.Type: GrantFiled: July 10, 2006Date of Patent: July 21, 2009Assignee: Stats Chippac Ltd.Inventors: Henry D. Bathan, Il Kwon Shim, Jeffrey D. Punzalan, Zigmund Ramirez Camacho
-
Publication number: 20090166821Abstract: A semiconductor package includes a leadframe. A first lead finger has a lower portion, a connecting portion extending vertically upward from the lower portion, and a substantially flat, top portion. The top portion forms a top terminal lead structure. A second lead finger is electrically connected to the first lead finger. A portion of the second lead finger forms a bottom terminal lead structure. A portion of the second lead finger corresponds to a bottom surface of the semiconductor package. A surface of the substantially flat, top portion corresponds to a top surface of the semiconductor package.Type: ApplicationFiled: March 5, 2009Publication date: July 2, 2009Applicant: STATS CHIPPAC, LTD.Inventors: Zigmund R. Camacho, Henry D. Bathan, Jose Alvin Santos Caparas, Lionel Chien Hui Tay
-
Patent number: 7554179Abstract: A multi-leadframe semiconductor package and method of manufacture includes a first leadframe having a die pad and a plurality of contact leads around the periphery of the die pad. A die is attached to the die pad and electrically connected to the plurality of contact leads. A heat spreader leadframe having a heat spreader and a plurality of terminal leads around the periphery of the heat spreader is provided. The die pad is attached to the heat spreader, and the plurality of contact leads is attached to the plurality of terminal leads.Type: GrantFiled: February 7, 2005Date of Patent: June 30, 2009Assignee: Stats Chippac Ltd.Inventors: Il Kwon Shim, Seng Guan Chow, Jeffrey D. Punzalan, Pandi Chelvam Marimuthu
-
Publication number: 20090152710Abstract: Quad Flat No-Lead (QFN) packages are provided. An embodiment of a QFN package includes a semiconductor chip including an active surface and an inactive surface, a plurality of leads, a plurality of wire bonds configured to couple the plurality of leads to the semiconductor chip, and a mold material including a mounting side and having a perimeter. The active surface is oriented toward the mounting side, the plurality of wire bonds are disposed between the active surface and the mounting side within the mold material, and the plurality of leads are exposed on the mounting side and are at least partially encapsulated within the perimeter of the mold material.Type: ApplicationFiled: January 8, 2009Publication date: June 18, 2009Applicant: Freescale Semiconductor, Inc.Inventors: James J. Wang, William G. McDonald
-
Patent number: 7547977Abstract: In one embodiment, a semiconductor chip has one or more peripheral bond pads. The semiconductor chip comprises a semiconductor substrate having a cell region and a peripheral circuit region adjacent to each other; a bond pad-wiring pattern formed on at least a part of the peripheral region of the semiconductor substrate; a passivation layer formed on the bond pad-wiring pattern and exposed portions of the semiconductor substrate; a pad-rearrangement pattern disposed over the passivation layer and electrically connected to the bond pad-wiring pattern; and an insulating layer formed over the pad-rearrangement pattern. The insulating layer has an opening therein that exposes a portion of the pad-rearrangement pattern to define a bond pad. The bond pad is disposed over at least a part of the cell region.Type: GrantFiled: December 27, 2006Date of Patent: June 16, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7547960Abstract: A structure of a lead-frame matrix of photoelectron devices is provided. The lead-frame matrix is used to fabricate a first lead-frame array and a second lead-frame array. In the structure of the lead-frame matrix of the photoelectron devices, pins of the first lead-frame array and pins of the second lead-frame array are alternatively inserted.Type: GrantFiled: August 28, 2006Date of Patent: June 16, 2009Assignee: Everlight Electronics Co., Ltd.Inventors: Ming-Jing Lee, Shih-Jen Chuang, Chih-Hung Hsu, Chin-Chia Hsu
-
Patent number: 7545026Abstract: An electronic device (ICD) comprises a signal ground contact (LD1) for coupling the electronic device to signal ground, a die pad, and an integrated circuit. The die pad (DPD) is provided with a protrusion (PTR3) that is electrically coupled to the signal ground contact. The integrated circuit (PCH) has a contact pad (GP2) that faces the protrusion of the die pad and that is electrically coupled thereto.Type: GrantFiled: July 6, 2005Date of Patent: June 9, 2009Assignee: NXP B.V.Inventor: Jean-Claude G. Six
-
Publication number: 20090140401Abstract: An integrated circuit package includes a die, a bump, an underbump metallization layer formed between the bump and the die, a portion of the underbump metallization layer under the bump having a first radius, and a redistribution layer formed between the underbump metallization layer and the die. The redistribution layer has a pad positioned under the underbump metallization layer. The pad has a second radius, and makes contact with the underbump metallization layer. The second radius is less than or equal to the first radius. The integrated circuit package also includes a first dielectric layer disposed between the die and the redistributing layer.Type: ApplicationFiled: November 30, 2007Publication date: June 4, 2009Inventors: Stanley Craig Beddingfield, Orlando Florendo Torres, Robert Fabian McCarthy
-
Patent number: 7541682Abstract: A semiconductor chip has one or more peripheral bond pads. The semiconductor chip comprises a semiconductor substrate having a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on at least a part of the peripheral region of the semiconductor substrate. A passivation layer is formed on the bond pad-wiring pattern and exposed portions of the semiconductor substrate; a pad-rearrangement pattern disposed over the passivation layer and electrically connected to the bond pad-wiring pattern; and an insulating layer formed over the pad-rearrangement pattern. The insulating layer has an opening therein that exposes a portion of the pad-rearrangement pattern to define a bond pad. The bond pad is disposed over at least a part of the cell region.Type: GrantFiled: November 2, 2006Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7541221Abstract: An integrated circuit package system including forming a leadframe having a lead with a leadfinger support of a predetermined height, and attaching an integrated circuit die with an electrical interconnect at a predetermined collapse height determined by the predetermined height of the leadfinger support.Type: GrantFiled: February 4, 2006Date of Patent: June 2, 2009Assignee: Stats Chippac Ltd.Inventors: Henry D. Bathan, Zigmund Ramirez Camacho, Arnel Trasporto, Jeffrey D. Punzalan
-
Patent number: 7535085Abstract: A semiconductor package having improved adhesiveness between the chip paddle and the package body and having improved ground-bonding of the chip paddle. A plurality of through-holes are formed in the chip paddle for increasing the bonding strength of encapsulation material in the package body. A plurality of tabs are formed in the chip paddle may also be used alone or in conjunction with the through-holes to further increase the bonding strength of the encapsulation material in the package body. The tabs provide additional area for the bonding site to ground wires from the semiconductor chip by increasing the length of the chip paddle.Type: GrantFiled: April 21, 2006Date of Patent: May 19, 2009Assignee: Amkor Technology, Inc.Inventor: Sung Sik Jang
-
Patent number: 7531441Abstract: Of three chips (2A), (2B), and (2C) mounted on a main surface of a package substrate (1) in a multi-chip module (MCM), a chip (2A) with a DRAM formed thereon and a chip (2B) with a flash memory formed thereon are electrically connected to wiring lines (5) of the package substrate (1) through Au bumps (4), and a gap formed between main surfaces (lower surfaces) of the chips (2A), (2B) and a main surface of the package substrate (1) is filled with an under-fill resin (6). A chip (2C) with a high-speed microprocessor formed thereon is mounted over the two chips (2A) and (2B) and is electrically connected to bonding pads (9) of the package substrate (1) through Au wires (8).Type: GrantFiled: April 7, 2006Date of Patent: May 12, 2009Assignee: Renesas Technology Corp.Inventors: Yoshiyuki Kado, Takahiro Naito, Toshihiko Sato, Hikaru Ikegami, Takafumi Kikuchi
-
Publication number: 20090102063Abstract: This invention provides a semiconductor package and a method for fabricating the same. The method includes: forming a first resist layer on a metal carrier; forming a plurality of openings penetrating the first resist layer; forming a conductive metal layer in the openings; removing the first resist layer; covering the metal carrier having the conductive metal layer with a dielectric layer; forming blind vias in the dielectric layer to expose a portion of the conductive metal layer; forming conductive circuit on the dielectric layer and conductive posts in the blind vias, such that the conductive circuit is electrically connected to the conductive metal layer via the conductive posts; electrically connecting at least one chip to the conductive circuit; forming an encapsulant for encapsulating the chip and the conductive circuit; and removing the metal carrier, thereby allowing a semiconductor package to be formed without a chip carrier.Type: ApplicationFiled: October 14, 2008Publication date: April 23, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chun-Yuan Lee, Chien Ping Huang, Yu-Ting Lai, Cheng-Hsu Hsiao, Chun-Chi Ke
-
Patent number: 7504733Abstract: A clip-less packaged semiconductor device includes at least one semiconductor die having bottom and top surfaces each having at least one electrode. A leadframe comprising a sheet of conductive material having top and bottom surfaces, the top surface being substantially planar, the bottom surface having a recessed region having a thickness less than the thickness of the sheet of conductive material formed in the sheet and defining a plurality of planar lead contacts, is electrically coupled to the top surface of the die at its bottom surface in the recessed region. An encapsulating layer partially encloses the leadframe and die, wherein the encapsulating layer occupies portions of the recessed region not occupied by the die, wherein the bottom surface of the die and the plurality of leadframe contacts are exposed through the encapsulating layer at least at the bottom surface of the packaged semiconductor device.Type: GrantFiled: August 17, 2005Date of Patent: March 17, 2009Assignee: Ciclon Semiconductor Device Corp.Inventor: Osvaldo Jorge Lopez
-
Publication number: 20090057859Abstract: A window-type ball grid array (WBGA) package structure includes a substrate, fingers, traces, a solder mask, a die, a window mold compound and solder balls. The substrate has a first surface and a second surface and a window passing there-through. The fingers are on the first surface near the window, and each trace is on the first surface and connected to each finger. Moreover, the traces and a part of the fingers connected thereto are covered by the solder mask. The die is on the second surface and covers the window, and the window is filled by the window mold compound extendedly covering a part of a top surface of the solder mask. Additionally, the solder balls are on the first surface. Due to the foregoing structure, the stress near the fingers may be reduced and thus the lifetime of WBGA package structure may be efficiently increased.Type: ApplicationFiled: December 12, 2007Publication date: March 5, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventor: Wei-Kuang Chung
-
Patent number: 7479409Abstract: An integrated circuit package system includes an elevated edge leadframe array, isolating leadframes of the elevated edge leadframe array, validating integrated circuit die attached to the leadframes, and forming integrated circuit packages including the integrated circuit die.Type: GrantFiled: December 13, 2006Date of Patent: January 20, 2009Assignee: Stats Chippac LTD.Inventors: Zigmund Ramirez Camacho, Henry D. Bathan, Jose Alvin Caparas, Jeffrey D. Punzalan
-
Patent number: 7473996Abstract: A signal transfer film includes a base film, a lead line formed on the base film and a passivation layer protecting the lead line. The passivation layer includes a nonlinear edge portion formed at a boundary region between the lead line and the passivation layer. The nonlinear edge portion of the passivation layer disperses a stress concentrated to the boundary region in various directions when the base film is bent. Thus, the signal transfer film may prevent breaking of the lead line, thereby enhancing yield thereof.Type: GrantFiled: December 28, 2005Date of Patent: January 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Kyu Son, Sin-Gu Kang
-
Patent number: 7466013Abstract: A semiconductor die featuring vertical rows of bonding pad structures is disclosed. The rows of bonding pad structures are located vertically in the Y direction, or traversing the width of the semiconductor die. A vertical row of bonding pad structures is located on each side of the semiconductor die while a third vertical row of bonding pad structures is located in the center of the semiconductor die. A first set of wire bonds connect each bonding pad structure located on the sides of the semiconductor die to a conductive lead structure located on a ceramic package. A second set of wire bonds connect each bonding pad structure located in the center of the semiconductor die to a lead on chip (LOC) structure located on the semiconductor die.Type: GrantFiled: December 15, 2005Date of Patent: December 16, 2008Assignee: Etron Technology, Inc.Inventor: Chun Shiah
-
Patent number: 7466015Abstract: A supporting frame is used to solidly bridge to the two metallic contacts of a surface mount diode chip. Any bending or twisting stress between the two contacts is borne by the supporting frame instead of the diode chip. Otherwise the stress may damage the diode chip. wherein said supporting forms a cantilever over said first metallic contact and the overhanging end of the cantilever is glued to said second metallic contact.Type: GrantFiled: December 11, 2006Date of Patent: December 16, 2008Inventor: Jiahn-Chang Wu
-
Publication number: 20080283981Abstract: A chip-stacked package structure comprises a lead frame, a first chip, and a second chip. The led frame is composed of a plurality of inner leads and a plurality of outer leads. The plurality of inner leads comprises a plurality of first inner leads in parallel and a plurality of second inner leads in parallel, wherein the ends of first inner leads and the ends of second inner leads are arranged in rows facing each other at a distance. The active surface of first chip is fixedly connected to the lower surface of first inner leads and second inner leads via a first adhesive layer. A plurality of metal pads is provided near the central area of the active surface of first chip and is exposed. A second adhesive layer is formed on the back surface of second chip for fixedly connecting the back surface of second chip and the upper surface of first inner leads and second inner leads.Type: ApplicationFiled: April 23, 2008Publication date: November 20, 2008Inventors: Shih-Wen CHOU, Yu-Tang Pan, Chun-Hung Lin
-
Patent number: 7453159Abstract: A semiconductor chip comprises a semiconductor substrate having integrated circuits formed on a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on the semiconductor substrate. A pad-rearrangement pattern is electrically connected to the bond pad-wiring pattern. The pad-rearrangement pattern includes a bond pad disposed over at least a part of the cell region. Thus, with the embodiments of the present invention, the overall chip size can thereby be substantially reduced and an MCP can be fabricated without the problems mentioned above.Type: GrantFiled: December 27, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7446403Abstract: The present invention provides a system and method for selectively stacking and interconnecting leaded packaged integrated circuit devices with connections between the feet of leads of an upper IC and the upper shoulder of leads of a lower IC while conductive transits that implement stacking-related intra-stack connections between the constituent ICs are implemented in multi-layer interposers or carrier structures oriented along the leaded sides of the stack, with selected ones of the conductive transits electrically interconnected with other selected ones of the conductive transits.Type: GrantFiled: June 14, 2006Date of Patent: November 4, 2008Assignee: Entorian Technologies, LPInventor: Julian Partridge
-
Patent number: 7446400Abstract: A chip package structure including a chip, a lead frame, first bonding wires and second bonding wires is provided. The chip has an active surface, first bonding pads and second bonding pads, wherein the first bonding pads and the second bonding pads are disposed on the active surface. The chip is fixed below the lead frame, and the lead frame includes inner leads and bus bars. The inner leads and the bus bars are disposed above the active surface of the chip, and the bus bars are located between the inner leads and the corresponding first bonding pads. The first bonding wires respectively connect the first bonding pads and the bus bars. The second bonding wires respectively connect the bus bars and a part of the inner leads. The third bonding wires respectively connect the second bonding pads and the other of the inner leads.Type: GrantFiled: September 6, 2006Date of Patent: November 4, 2008Assignees: ChipMOS Technologies, Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Ya-Chi Chen, Chun-Ying Lin, Yu-Ren Chen, I-Hsin Mao