Comprising Fuses, I.e., Connections Having Their State Changed From Conductive To Nonconductive (epo) Patents (Class 257/E23.149)
E Subclasses
-
Patent number: 8471296Abstract: A method forms an eFuse structure that has a pair of adjacent semiconducting fins projecting from the planar surface of a substrate (in a direction perpendicular to the planar surface). The fins have planar sidewalls (perpendicular to the planar surface of the substrate) and planar tops (parallel to the planar surface of the substrate). The tops are positioned at distal ends of the fins relative to the substrate. An insulating layer covers the tops and the sidewalls of the fins and covers an intervening substrate portion of the planar surface of the substrate located between the fins. A metal layer covers the insulating layer. A pair of conductive contacts are connected to the metal layer at locations where the metal layer is adjacent the top of the fins.Type: GrantFiled: January 21, 2011Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis C. Hsu, William R. Tonti, Chih-Chao Yang
-
Patent number: 8471354Abstract: An e-fuse structure includes an anode, a cathode, a fuse part connecting the anode and the cathode to each other, and a dielectric contacting the fuse part. The dielectric is configured to apply a stress to the fuse part, where the stress constructively acting on a migration effect of atoms constituting the fuse part. The migration effect is generated by electromigration and thermomirgration.Type: GrantFiled: March 3, 2010Date of Patent: June 25, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-kee Kim, Soojung Hwang, Sang-Min Lee, Il-Sub Chung
-
Publication number: 20130147008Abstract: Disclosed herein is a metal e-fuse device that employs an intermetallic compound programing mechanism and various methods of making such an e-fuse device. In one example, a device disclosed herein includes a first metal line, a second metal line and a fuse element that is positioned between and conductively coupled to each of the first and second metal lines, wherein the fuse element is adapted to be blown by passing a programming current therethrough, and wherein the fuse element is comprised of a material that is different from a material of construction of at least one of the first and second metal lines.Type: ApplicationFiled: December 9, 2011Publication date: June 13, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Jens Poppe, Andreas Kurz
-
Publication number: 20130147009Abstract: A semiconductor device includes: a fuse pattern formed at a first level, a first line pattern formed at a second level lower than the first level, a second line pattern formed at a third level higher than the first level, a first contact plug coupling the fuse pattern to the first line pattern 310, a second contact plug coupling the fuse pattern to the second line pattern, and a fuse blowing region provided over first line pattern and overlapping with the first contact plug at least partially.Type: ApplicationFiled: November 9, 2012Publication date: June 13, 2013Applicant: Sk hynix Inc.Inventor: Sk hynix Inc.
-
Patent number: 8455976Abstract: A semiconductor device comprises an active region including a core circuit forming region and a buffer forming region, and a fuse element forming region arranged on a corner of the active region and to be able to be electrically fused. It is possible to arrange the fuse element without forming the fuse in the core circuit forming region by arranging the fuse element forming region at the corner of the active region.Type: GrantFiled: November 15, 2011Date of Patent: June 4, 2013Assignee: Renesas Electronics CorporationInventor: Hiroyuki Furukawa
-
Patent number: 8455977Abstract: According to one exemplary embodiment, a method for forming a one-time programmable metal fuse structure includes forming a metal fuse structure over a substrate, the metal fuse structure including a gate metal segment situated between a dielectric segment and a polysilicon segment, a gate metal fuse being formed in a portion of the gate metal segment. The method further includes doping the polysilicon segment so as to form first and second doped polysilicon portions separated by an undoped polysilicon portion where, in one embodiment, the gate metal fuse is substantially co-extensive with the undoped polysilicon portion. The method can further include forming a first silicide segment on the first doped polysilicon portion and a second silicide segment on the second doped polysilicon portion, where the first and second silicide segments form respective terminals of the one-time programmable metal fuse structure.Type: GrantFiled: May 8, 2012Date of Patent: June 4, 2013Assignee: Broadcom CorporationInventors: Wei Xia, Xiangdong Chen, Akira Ito
-
Patent number: 8450734Abstract: A semiconductor device includes: a semiconductor element (1) having an internal circuit (17); and electrode pads (22, 22, . . . ) provided for the semiconductor element (1). The electrode pads (22, 22, . . . ) are electrically connected to the internal circuit (17) via control portions (31) for controlling electrical connection between the electrode pads (22, 22, . . . ) and the internal circuit (17).Type: GrantFiled: February 26, 2010Date of Patent: May 28, 2013Assignee: Panasonic CorporationInventors: Masao Takahashi, Noriyuki Nagai
-
Publication number: 20130119509Abstract: In one embodiment, the invention provides a back-end-of-line (BEOL) line fuse structure. The BEOL line fuse structure includes: a line including a plurality of grains of conductive crystalline material; wherein the plurality of grains in a region between the first end and a second end include an average grain size that is smaller than a nominal grain size of the plurality of grains in a remaining portion of the line.Type: ApplicationFiled: November 16, 2011Publication date: May 16, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: MUKTA G. FAROOQ, Emily R. Kinser
-
Publication number: 20130113070Abstract: Interposers for semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, an interposer includes a substrate, a contact pad disposed on the substrate, and a first through-via in the substrate coupled to the contact pad. A first fuse is coupled to the first through-via. A second through-via in the substrate is coupled to the contact pad, and a second fuse is coupled to the second through-via.Type: ApplicationFiled: November 9, 2011Publication date: May 9, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Wei Chiu, Tzu-Yu Wang, Wei-Cheng Wu, Chun-Yi Liu, Hsien-Pin Hu, Shang-Yun Hou
-
Patent number: 8426943Abstract: A semiconductor device includes: an e-fuse gate, a floating pattern between the e-fuse gate and an e-fuse active portion, a blocking dielectric pattern between the floating pattern and the e-fuse gate, and an e-fuse dielectric layer between the floating pattern and the e-fuse active portion. The floating pattern includes a first portion between the e-fuse gate and the e-fuse active portion and a pair of second portions extended upward along both sidewalls of the e-fuse gate from both edges of the first portion.Type: GrantFiled: April 26, 2011Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Deok-Kee Kim
-
Patent number: 8421186Abstract: A metal electrically programmable fuse (“eFuse”) includes a metal strip, having a strip width, of a metal line adjoined to wide metal line portions, having widths greater than the metal strip width, at both ends of the metal strip. The strip width can be a lithographic minimum dimension, and the ratio of the length of the metal strip to the strip width is greater than 5 to localize heating around the center of the metal strip during programming. Localization of heating reduces required power for programming the metal eFuse. Further, a gradual temperature gradient is formed during the programming within a portion of the metal strip that is longer than the Blech length so that electromigration of metal gradually occurs reliably at the center portion of the metal strip. Metal line portions are provides at the same level as the metal eFuse to physically block debris generated during programming.Type: GrantFiled: May 31, 2011Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Baozhen Li, Chunyan E. Tian, Chih-Chao Yang
-
Publication number: 20130082347Abstract: An eFuse structure having a first metal layer serving as a fuse with a gate including an undoped polysilicon (poly), a second metal layer and a high-K dielectric layer all formed on a silicon substrate with a Shallow Trench Isolation formation, and a process of fabricating same are provided. The eFuse structure enables use of low amounts of current to blow a fuse thus allowing the use of a smaller MOSFET.Type: ApplicationFiled: September 29, 2011Publication date: April 4, 2013Applicant: Broadcom CorporationInventors: Xiangdong CHEN, Wei Xia
-
Patent number: 8405483Abstract: A fuse used in a semiconductor memory device. The fuse is formed with a “X” shape where one circuit may be connected simultaneously to a plurality of other circuits. As a result, a fuse region is reduced, and the cutting number is also decreased, thereby lowering the possibility of defects resulting from cutting errors.Type: GrantFiled: December 23, 2008Date of Patent: March 26, 2013Assignee: Hynix Semiconductor Inc.Inventors: Jeong Soo Kim, Byung Wook Bae
-
Publication number: 20130056846Abstract: A semiconductor device includes a first insulating film formed above a semiconductor substrate, a fuse formed above the first insulating film, a second insulating film formed above the first insulating film and the fuse and including an opening reaching the fuse, and a third insulating film formed above the second insulating film and in the opening.Type: ApplicationFiled: September 7, 2012Publication date: March 7, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Shigetoshi TAKEDA
-
Publication number: 20130049165Abstract: A fuse includes a first conductor, an insulating film on the first conductor, a second conductor on the insulating film, a first plug coupled to the first conductor, a second plug and a third plug each coupled to the second conductor, and a cover film formed on the second conductor and having tensile strength.Type: ApplicationFiled: August 21, 2012Publication date: February 28, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Makoto Yasuda, Kazuyoshi Arimura, Yoshiharu Kato
-
Publication number: 20130048988Abstract: Techniques for incorporating nanotechnology into electronic fuse (e-fuse) designs are provided. In one aspect, an e-fuse structure is provided. The e-fuse structure includes a first electrode; a dielectric layer on the first electrode having a plurality of nanochannels therein; an array of metal silicide nanopillars that fill the nanochannels in the dielectric layer, each nanopillar in the array serving as an e-fuse element; and a second electrode in contact with the array of metal silicide nanopillars opposite the first electrode. Methods for fabricating the e-fuse structure are also provided as are semiconductor devices incorporating the e-fuse structure.Type: ApplicationFiled: October 16, 2012Publication date: February 28, 2013Applicant: International Business Machines CorporationInventor: International Business Machines Corporation
-
Patent number: 8384131Abstract: The semiconductor device includes a fuse structure disposed on a substrate. An interlayer dielectric disposed on the fuse structure. A first contact plug, a second contact plug, and a third contact plug penetrate the interlayer dielectric and wherein each of the first contact plug, the second contact plug and the third contact plug are connected to the fuse structure. A first conductive pattern and a second conductive pattern are disposed on the interlayer dielectric. The first conductive pattern and the second conductive pattern are electrically connected to the first contact plug and second contact plug, respectively.Type: GrantFiled: August 6, 2008Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Woo Lee, Andrew Tae Kim, Hong-Jae Shin
-
Publication number: 20130043556Abstract: A size-filtered metal interconnect structure allows formation of metal structures having different compositions. Trenches having different widths are formed in a dielectric material layer. A blocking material layer is conformally deposited to completely fill trenches having a width less than a threshold width. An isotropic etch is performed to remove the blocking material layer in wide trenches, i.e., trenches having a width greater than the threshold width, while narrow trenches, i.e., trenches having a width less than the threshold width, remain plugged with remaining portions of the blocking material layer. The wide trenches are filled and planarized with a first metal to form first metal structures having a width greater than the critical width. The remaining portions of the blocking material layer are removed to form cavities, which are filled with a second metal to form second metal structures having a width less than the critical width.Type: ApplicationFiled: August 17, 2011Publication date: February 21, 2013Applicant: International Business Machines CorporationInventors: David V. Horak, Charles W. Koburger, III, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8378447Abstract: An electrically programmable fuse includes an anode, a cathode, and a fuse link conductively connecting the cathode with the anode, which is programmable by applying a programming current. The anode and the fuse link each include a polysilicon layer and a silicide layer formed on the polysilicon layer, and the cathode includes the polysilicon layer and a partial silicide layer formed on a predetermined portion of the polysilicon layer of the cathode located adjacent to a cathode junction where the cathode and the fuse link meet.Type: GrantFiled: April 13, 2011Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: Kaushik Chanda, Ronald G. Filippi, Joseph M. Lukaitis, Ping-Chuan Wang
-
Publication number: 20130037859Abstract: A semiconductor device and a method for programming the same are provided. The semiconductor device comprises: a semiconductor substrate with an interconnect formed therein; a Through-Silicon Via (TSV) penetrating through the semiconductor substrate; and a programmable device which can be switched between on and off states, the TSV being connected to the interconnect by the programmable device. The present invention is beneficial in improving flexibility of TSV application.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Inventors: Huicai Zhong, Qingqing Liang, Chao Zhao, Huilong Zhu
-
Patent number: 8372730Abstract: An electric fuse includes: a first interconnect and a second interconnect, formed on a semiconductor substrate; a fuse link, formed on the semiconductor substrate and provided so that an end thereof is coupled to the first interconnect, the fuse link being capable of electrically cutting the second interconnect from the first interconnect; and an electric current inflow terminal and an electric current drain terminal for cutting the fuse link, formed on the semiconductor substrate and provided in one end and another end of the first interconnect, respectively.Type: GrantFiled: June 23, 2011Date of Patent: February 12, 2013Assignee: Renesas Electronics CorporationInventor: Takehiro Ueda
-
Patent number: 8373201Abstract: A semiconductor device includes a fuse pattern formed as conductive polymer layer having a low melting point. The fuse pattern is easily cut at low temperature to improve repair efficiency. The semiconductor device includes first and second fuse connecting patterns that are separated from each other by a distance, a fuse pattern including a conductive polymer layer formed between the first and second fuse connection patterns and connecting the first and second fuse connection patterns, and a fuse box structure that exposes the fuse pattern. The conductive polymer layer includes a nano-sized metal powder and a polymer.Type: GrantFiled: March 29, 2011Date of Patent: February 12, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hyung Jin Park
-
Patent number: 8368044Abstract: An electronic device (100), comprises a first electrode (101), a second electrode (102) and a convertible structure (103) connected between the first electrode (101) and the second electrode (102), which convertible structure (103) is convertible between at least two states by heating, wherein the convertible structure (103) has different electrical properties in different ones of the at least two states, wherein the convertible structure (103) is curved in a manner to increase a length of a path of an electric current propagating through the convertible structure (103) between the first electrode (101) and the second electrode (102).Type: GrantFiled: April 17, 2008Date of Patent: February 5, 2013Assignee: NXP B.V.Inventors: David Tio Castro, Romain Delhougne
-
Publication number: 20130026613Abstract: A method of cutting an electrical fuse including a first conductor and a second conductor, the first conductor including a first cutting target region, the second conductor branched from the first conductor and connected to the first conductor and including a second cutting target region, which are formed on a semiconductor substrate, the method includes flowing a current in the first conductor, causing material of the first conductor to flow outward near a coupling portion connecting the first conductor to the second conductor, and cutting the first cutting target region and the second cutting target region.Type: ApplicationFiled: September 28, 2012Publication date: January 31, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: RENESAS ELECTRONICS CORPORATION
-
Publication number: 20130026466Abstract: An embodiment of a testing architecture of integrated circuits on a wafer is described of the type including at least one first circuit of a structure TEG realized in a scribe line providing separation between at least one first and one second integrated circuit. The architecture includes at least one pad shared by a second circuit inside at least one of these first and second integrated circuit and the first circuit, as well as a switching circuitry coupled to the at least one pad and to these first and second circuits.Type: ApplicationFiled: July 20, 2012Publication date: January 31, 2013Applicant: STMICROELECTRONICS S.R.L.Inventor: Alberto PAGANI
-
Publication number: 20130026601Abstract: A semiconductor device comprises a semiconductor substrate, an anorganic isolation layer on the semiconductor substrate and a metallization layer on the anorganic isolation layer. The metallization layer comprises a fuse structure. At least in an area of the fuse structure the metallization layer and the anorganic isolation layer have a common interface.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: Infineon Technologies AGInventors: Gabriele Bettineschi, Uwe Seidel, Wolfgang Walter, Michael Schrenk, Hubert Werthmann
-
Publication number: 20130020674Abstract: A semiconductor structure includes a semiconductor substrate; a semiconductor device formed in and over the substrate; a plurality of interconnect layers over the semiconductor device; an interconnect pad over a top surface of the plurality of interconnect layers, wherein the interconnect pad is coupled to the semiconductor device through the plurality of interconnect layers; a contiguous seal ring surrounding the semiconductor device and extending vertically from the substrate to the top surface of the plurality of interconnect layers; and a fuse coupled between the interconnect pad and the seal ring, wherein the fuse is in a non-conductive state.Type: ApplicationFiled: July 22, 2011Publication date: January 24, 2013Inventors: GEORGE R. LEAL, Kevin J. Hess, Trent S. Uehling
-
Patent number: 8357993Abstract: An ultra-high voltage device has a high voltage path established from a high voltage N-well through a first metal layer to a second metal layer, and a contact plug electrically connected between the high voltage N-well and the first metal layer. The contact plug has a distributed structure on a horizontal layout to improve the uniformity of the ultra-high voltage device such that the current in the high voltage path will be more uniform distributed so as to avoid the localized heat concentration caused by non-uniform current distribution that would damage the ultra-high voltage device. Multiple fuse apparatus are preferably connected to the first metal layer individually. Each the fuse apparatus includes a poly fuse to be burnt down when an over-load current flows therethrough.Type: GrantFiled: April 21, 2011Date of Patent: January 22, 2013Assignee: Richtek Technology Corp.Inventor: Jian-Hsing Lee
-
Patent number: 8357991Abstract: A semiconductor device includes an upper interconnect, a lower interconnect, insulating layers interposed between the upper interconnect and the lower interconnect, a connecting portion that is formed in the insulating layers and connects the upper interconnect and the lower interconnect, and an element that is placed in one of the insulating layers and has a conductive layer connected to the connecting portion. The connecting portion is formed over the lower interconnect and the end portions of the conductive layer of the element, and is in contact with the upper face of the lower interconnect and the upper faces and side faces of the end portions of the conductive layer of the element.Type: GrantFiled: November 12, 2009Date of Patent: January 22, 2013Assignee: Renesas Electronics CorporationInventors: Daisuke Oshida, Hiroyuki Kunishima, Norio Okada
-
Patent number: 8354731Abstract: The semiconductor device includes: a substrate; an electric fuse that includes a lower-layer wiring formed on the substrate, a first via provided on the lower-layer wiring and connected to the lower-layer wiring, and an upper-layer wiring provided on the first via and connected to the first via, a flowing-out portion of a conductive material constituting the electric fuse being formed in a cut-off state of the electric fuse; and a heat diffusion portion that includes a heat diffusion wiring that is formed in the same layer as one of the upper-layer wiring and the lower-layer wiring and is placed on a side of the one of the upper-layer wiring and the lower-layer wiring, the heat diffusion portion being electrically connected to the one of the upper-layer wiring and the lower-layer wiring.Type: GrantFiled: August 3, 2009Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventors: Hiromichi Takaoka, Yoshitaka Kubota, Hiroshi Tsuda
-
Publication number: 20130009278Abstract: A stacked semiconductor device includes a first semiconductor die that has a front side electrically coupled to a substrate pad, the substrate pad is connected to an exterior, a backside of the first semiconductor die, a first integrated circuit, first ESDs, and TSVs, and the TSVs are coupled to the first integrated circuit and the first ESDs. A second semiconductor die is stacked above the backside of the first semiconductor die, the second semiconductor die includes a second integrated circuit that is electrically connected to the TSVs and second ESDs, and the second ESDs is electrically disconnected from the TSVs. The TSVs penetrate the first semiconductor die and extend to the backside of the first semiconductor die.Type: ApplicationFiled: June 14, 2012Publication date: January 10, 2013Inventor: Hoon LEE
-
Patent number: 8349666Abstract: A method for forming a semiconductor structure includes forming a plurality of fuses over a semiconductor substrate; forming a plurality of interconnect layers over the semiconductor substrate and a plurality of interconnect pads at a top surface of the plurality of interconnect layers; and forming a seal ring, wherein the seal ring surrounds active circuitry formed in and on the semiconductor substrate, the plurality of interconnect pads, and the plurality of fuses, wherein each fuse of the plurality of fuses is electrically connected to a corresponding interconnect pad of the plurality of interconnect pads and the seal ring, and wherein when each fuse of the plurality of fuses is in a conductive state, the fuse electrically connects the corresponding interconnect pad to the seal ring.Type: GrantFiled: July 22, 2011Date of Patent: January 8, 2013Assignee: Freescale Semiconductor, Inc.Inventors: George R. Leal, Kevin J. Hess, Trent S. Uehling
-
Patent number: 8350362Abstract: A semiconductor integrated circuit includes: a semiconductor chip; a through-chip via passing through a conductive pattern disposed in the semiconductor chip and cutting the conductive pattern; and an insulation pattern disposed on an outer circumference surface of the through-chip via to insulate the conductive pattern from the through-chip via.Type: GrantFiled: July 7, 2010Date of Patent: January 8, 2013Assignee: Hynix Semiconductor Inc.Inventors: Sang-Jin Byeon, Jun-Gi Choi
-
Patent number: 8344428Abstract: Techniques for incorporating nanotechnology into electronic fuse (e-fuse) designs are provided. In one aspect, an e-fuse structure is provided. The e-fuse structure includes a first electrode; a dielectric layer on the first electrode having a plurality of nanochannels therein; an array of metal silicide nanopillars that fill the nanochannels in the dielectric layer, each nanopillar in the array serving as an e-fuse element; and a second electrode in contact with the array of metal silicide nanopillars opposite the first electrode. Methods for fabricating the e-fuse structure are also provided as are semiconductor devices incorporating the e-fuse structure.Type: GrantFiled: November 30, 2009Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Satya N. Chakravarti, Dechao Guo, Huiming Bu, Keith Kwong Hon Wong
-
Patent number: 8344476Abstract: The present invention provides a technology capable of improving an operation reliability of a semiconductor device. Particularly, a fuse material which constitutes the copper can be prevented from migrating being locked in the recesses or the grooves after a blowing process. A semiconductor device includes an insulating layer including a concave-convex-shaped upper part; and a fuse formed on the insulating layer.Type: GrantFiled: December 30, 2009Date of Patent: January 1, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hyung Kyu Kim
-
Publication number: 20120326269Abstract: E-fuse structures in back end of the line (BEOL) interconnects and methods of manufacture are provided. The method includes forming an interconnect via in a substrate in alignment with a first underlying metal wire and forming an e-fuse via in the substrate, exposing a second underlying metal wire. The method further includes forming a defect with the second underlying metal wire and filling the interconnect via with metal and in contact with the first underlying metal wire thereby forming an interconnect structure. The method further includes filling the e-fuse via with the metal and in contact with the defect and the second underlying metal wire thereby forming an e-fuse structure.Type: ApplicationFiled: June 21, 2011Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: GRISELDA BONILLA, Kaushik Chanda, Samuel S. Choi, Ronald G. Filippi, Stephan Grunow, Naftali E. Lustig, Andrew H. Simon
-
Publication number: 20120319235Abstract: In order to improve the reliability of a semiconductor device having a fuse formed by a Damascene technique, a barrier insulating film and an inter-layer insulating film are deposited over a fourth-layer wiring and a fuse. The barrier insulating film is an insulating film for preventing the diffusion of Cu and composed of a SiCN film deposited by plasma CVD like the underlying barrier insulating film. The thickness of the barrier insulating film covering the fuse is larger than the thickness of the underlying barrier insulating film so as to improve the moisture resistance of the fuse.Type: ApplicationFiled: August 28, 2012Publication date: December 20, 2012Inventors: Katsuhiko Hotta, Kyoko Sasahara, Taichi Hayamizu, Yuichi Kawano
-
Publication number: 20120319234Abstract: An e-fuse structure includes a first doped region and a second doped region formed in a substrate. The first doped region has a first conductivity type and the second doped region has a second conductivity type different from the first conductivity type. The first and second doped regions contact each other. A conductive pattern is disposed on the first and second doped regions and contacts the first and second doped regions. A first contact plug is disposed on the conductive pattern in an area corresponding to the first doped region, and a second contact plug is disposed on the conductive pattern in an area corresponding to the second doped region.Type: ApplicationFiled: June 14, 2012Publication date: December 20, 2012Inventors: Yongsang Cho, Intaek Ku, Donghoon Kim, Ikhwan Kim, Choulhwan Oh
-
Publication number: 20120306048Abstract: A metal electrically programmable fuse (“eFuse”) includes a metal strip, having a strip width, of a metal line adjoined to wide metal line portions, having widths greater than the metal strip width, at both ends of the metal strip. The strip width can be a lithographic minimum dimension, and the ratio of the length of the metal strip to the strip width is greater than 5 to localize heating around the center of the metal strip during programming. Localization of heating reduces required power for programming the metal eFuse. Further, a gradual temperature gradient is formed during the programming within a portion of the metal strip that is longer than the Blech length so that electromigration of metal gradually occurs reliably at the center portion of the metal strip. Metal line portions are provides at the same level as the metal eFuse to physically block debris generated during programming.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Baozhen Li, Chunyan E. Tian, Chih-Chao Yang
-
Patent number: 8324662Abstract: A semiconductor device includes an electric fuse formed on a substrate. The electric fuse includes: a first interconnect formed on one end side thereof; a second interconnect formed in a layer different from a layer in which the first interconnect is formed; a first via provided in contact with the first interconnect and the second interconnect to connect those interconnects; a third interconnect formed on another end side thereof, the third interconnect being formed in the same layer in which the first interconnect is formed, as being separated from the first interconnect; and a second via provided in contact with the third interconnect and the second interconnect to connect those interconnects, the second via being lower in resistance than the first via. The electric fuse is disconnected by a flowing-out portion to be formed of a conductive material forming the electric fuse which flows outwardly during disconnection.Type: GrantFiled: November 30, 2009Date of Patent: December 4, 2012Assignee: Renesas Electronics CorporationInventors: Yoshitaka Kubota, Hiromichi Takaoka, Hiroshi Tsuda
-
Publication number: 20120286390Abstract: An electrical fuse structure includes a top fuse, a bottom fuse and a via conductive layer positioned between the top fuse and the bottom fuse for providing electric connection. The top fuse includes a top fuse length and the top fuse length is equal to or larger than a predetermined value. The bottom fuse includes a bottom fuse length larger than the top fuse length.Type: ApplicationFiled: September 8, 2011Publication date: November 15, 2012Inventors: Kuei-Sheng Wu, Ching-Hsiang Tseng, Chang-Chien Wong, Wai-Yi Lien
-
Patent number: 8304852Abstract: A semiconductor device (200) includes: an electrical fuse (100) including: a lower layer interconnect (120) formed on a substrate; a via (130) provided on the lower layer interconnect (120) so as to be connected to the lower layer interconnect (120); and an upper layer interconnect (110) provided on the via (130) so as to be connected to the via (130), the electrical fuse being cut, in a state after being cut, through formation of a flowing-out portion, the flowing-out portion being formed when an electrical conductor forming the upper layer interconnect (110) flows outside the upper layer interconnect (110); and a guard upper layer interconnect (152) (conductive heat-absorbing member) formed in at least the same layer as the upper layer interconnect (110), for absorbing heat generated in the upper layer interconnect (110).Type: GrantFiled: April 7, 2009Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventors: Hiromichi Takaoka, Yoshitaka Kubota, Hiroshi Tsuda
-
Publication number: 20120273843Abstract: A semiconductor memory device includes at least one first semiconductor chip including a plurality of memory cells and a second semiconductor chip including a fuse circuit configured to repair defective cells among the memory cells of the at least one first semiconductor chip.Type: ApplicationFiled: August 9, 2011Publication date: November 1, 2012Inventor: Saeng-Hwan KIM
-
Patent number: 8299570Abstract: An eFuse, includes: a substrate and an insulating layer disposed on the substrate; a first layer including a single crystal or polycrystalline silicon disposed on the insulating layer; a second layer including a single crystal or polycrystalline silicon germanium disposed on the first layer, and a third layer including a silicide disposed on the second layer. The Ge has a final concentration in a range of approximately five percent to approximately twenty-five percent.Type: GrantFiled: July 22, 2011Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Deok-Kee Kim, Dureseti Chidambarrao, William K. Henson, Chandrasekharan Kothandaraman
-
Publication number: 20120267600Abstract: A repairable memory cell in accordance with one or more embodiments of the present disclosure includes a storage element positioned between a first and a second electrode, and a repair element positioned between the storage element and at least one of the first electrode and the second electrode.Type: ApplicationFiled: April 19, 2011Publication date: October 25, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Scott E. Sills
-
Publication number: 20120267755Abstract: A method for cutting an electric fuse formed on a semiconductor substrate by applying a predetermined electric voltage between a first interconnect and a second interconnect to flow an electric current in the electric fuse such that the electric conductor is flowed toward outside from the second interconnect to form a void region between the via and the first interconnects or in the via.Type: ApplicationFiled: July 3, 2012Publication date: October 25, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Takehiro UEDA
-
Patent number: 8294239Abstract: An electrically programmable fuse (eFuse) comprises a semiconductor layer, a silicide layer overlying the semiconductor layer, and first and second contact structures electrically coupled to the silicide layer. The first contact structure is configured to function as an anode and the second contact structure is configured to function as a cathode. The eFuse further comprises a back-gate structure disposed underneath the semiconductor layer in a back-gate structure region proximate the second contact structure, the back-gate structure region excluding a region proximate the first contact structure.Type: GrantFiled: September 25, 2008Date of Patent: October 23, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Byoung W. Min
-
Publication number: 20120261793Abstract: An improved electrical-fuse (e-fuse) device including a dielectric layer having a first top surface, two conductive features embedded in the dielectric layer and a fuse element. Each conductive feature has a second top surface and a metal cap directly on the second top surface. Each metal cap has a third top surface that is above the first top surface of the dielectric layer. The fuse element is on the third top surface of each metal cap and on the first top surface of the dielectric layer. A method of forming the e-fuse device is also provided.Type: ApplicationFiled: April 13, 2011Publication date: October 18, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Stephen M. Gates, Baozhen Li, Daniel C. Edelstein
-
Publication number: 20120257435Abstract: The embodiments of methods and structures disclosed herein provide mechanisms of forming and programming a non-salicided polysilicon fuse. The non-salicided polysilicon fuse and a programming transistor form a one-time programmable (OTP) memory cell, which can be programmed with a low programming voltage.Type: ApplicationFiled: May 13, 2011Publication date: October 11, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sung-Chieh LIN, David YEN, Ian CHIU, Kuoyuan (Peter) HSU
-
Publication number: 20120256293Abstract: A one-time programmable (OTP) device includes at least one transistor that is electrically coupled with a fuse. The fuse includes a silicon-containing line continuously extending between a first node and a second node of the fuse. A first silicide-containing portion is disposed over the silicon-containing line. A second silicide-containing portion is disposed over the silicon-containing line. The second silicide-containing portion is separated from the first silicide-containing portion by a predetermined distance. The predetermined distance is substantially equal to or less than a length of the silicon-containing line.Type: ApplicationFiled: May 13, 2011Publication date: October 11, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jyun-Ying LIN, Chun-Yao KO, Ting-Chen HSU