Comprising Fuses, I.e., Connections Having Their State Changed From Conductive To Nonconductive (epo) Patents (Class 257/E23.149)
E Subclasses
-
METHOD FOR CONTROLLING THE ELECTRICAL CONDUCTION BETWEEN TWO METALLIC PORTIONS AND ASSOCIATED DEVICE
Publication number: 20120248568Abstract: A method for controlling the electrical conduction between two electrically conductive portions may include placing of an at least partially ionic crystal between the two electrically conductive portions. The crystal may include at least one surface region coupled to the two electrically conductive portions. The surface region is insulating under the application of an electrical field to the surface region, and electrically conductive in the absence of the electrical field. An application or not of an electrical field to the at least one surface region reduces or establishes the electrical conduction.Type: ApplicationFiled: March 30, 2012Publication date: October 4, 2012Applicant: STMicroelectronics (Crolles 2) SASInventor: Serge Blonkowski -
Publication number: 20120248567Abstract: A structure. The structure includes: a substrate, a first electrode in the substrate, first dielectric layer above both the substrate and the first electrode, a second dielectric layer above the first dielectric layer, and a fuse element buried in the first dielectric layer. The first electrode includes a first electrically conductive material. A top surface of the first dielectric layer is further from a top surface of the first electrode than is any other surface of the first dielectric layer. The first dielectric layer includes a first dielectric material and a second dielectric material. A bottom surface of the second dielectric layer is in direct physical contact with the top surface of the first dielectric layer. The second dielectric layer includes the second dielectric material.Type: ApplicationFiled: June 12, 2012Publication date: October 4, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Lu-Chen Hsu, Jack Allan Mandelman, William Robert Tonti, Chih-Chao Yang
-
Publication number: 20120243289Abstract: An electric fuse includes: a filament having a first conductive layer and a second conductive layer formed on the first conductive layer, wherein at least three discernible resistive states are generated in the filament by changing of a combination of a state of the first conductive layer and a state of the second conductive layer.Type: ApplicationFiled: February 28, 2012Publication date: September 27, 2012Applicant: SONY CORPORATIONInventors: Yasuo Kanda, Koichi Amari, Shunsaku Tokitou, Yuji Torige, Takayuki Arima
-
Patent number: 8274134Abstract: A semiconductor device (200) includes an electric fuse (100) including: an upper layer fuse interconnect (112) formed on a substrate (not shown); a lower layer fuse interconnect (122); and a via (130) which is connected to one end of the upper layer fuse interconnect (112) and connects the upper layer fuse interconnect (112) and the lower layer fuse interconnect (122). The upper fuse interconnect (112) includes a width varying region (118) having a small interconnect width on a side of the one end.Type: GrantFiled: October 8, 2009Date of Patent: September 25, 2012Assignee: Renesas Electronics CorporationInventors: Yoshitaka Kubota, Hiromichi Takaoka, Hiroshi Tsuda
-
Patent number: 8274135Abstract: The present invention relates to a fuse for a semiconductor device, and discloses the technique capable of preventing fuse damage, which might occur during a fuse blowing step, with reducing area of the fuse occupying the semiconductor device. The present invention includes a common source region, wherein a plurality of fuses are radially arranged about the common source region, and a fuse box wall is formed outside the fuses.Type: GrantFiled: December 28, 2009Date of Patent: September 25, 2012Assignee: Hynix Semiconductor Inc.Inventor: Sang Heon Kim
-
Patent number: 8268679Abstract: In sophisticated integrated circuits, an electronic fuse may be formed such that an increased sensitivity to electromigration may be accomplished by including at least one region of increased current density. This may be accomplished by forming a corresponding fuse region as a non-linear configuration, wherein at corresponding connection portions of linear segments, the desired enhanced current crowding may occur during the application of the programming voltage. Hence, increased reliability and more space-efficient layout of the electronic fuses may be accomplished.Type: GrantFiled: October 15, 2009Date of Patent: September 18, 2012Assignee: Globalfoundries, Inc.Inventors: Oliver Aubel, Jens Poppe, Andreas Kurz, Roman Boschke
-
Publication number: 20120228718Abstract: The present invention provides a method of integrating an electrical fuse process into a high-k/metal gate process. The method simultaneously forms a dummy gate stack of a transistor and a dummy gate stack of an e-fuse; and simultaneously removes the polysilicon of the dummy gate stack in the transistor region and the polysilicon of the dummy gate stack in the e-fuse region. Thereafter, the work function metal layer disposed in the opening of the e-fuse region is removed; and the opening in the transistor region and the opening in the e-fuse region with metal conductive structures are filled to form an e-fuse and a metal gate of a transistor.Type: ApplicationFiled: May 22, 2012Publication date: September 13, 2012Inventors: Yung-Chang LIN, Kuei-Sheng Wu, Chang-Chien Wong
-
Publication number: 20120228735Abstract: The present invention provides fuse patterns and a method of manufacturing the same. According to the present invention, an insulating layer and a contact plug are filled between fuse patterns which are formed to have their ends broken and are isolated from each other. In case of a fail cell, the insulating layer is broken owing a difference in an electrical bias (current or voltage) between a metal wire and the fuse patterns, and a short is generated between the fuse patterns. Accordingly, embodiments avoid damage to a semiconductor substrate associated with a conventional fuse repair method employing laser energy, and the area of a fuse box can be reduced.Type: ApplicationFiled: January 10, 2012Publication date: September 13, 2012Applicant: Hynix Semiconductor Inc.Inventor: Ki Soo CHOI
-
Patent number: 8242577Abstract: A fuse of a semiconductor device comprises: a first insulating film formed over a semiconductor substrate; a conductive pattern formed over the first insulating film; a fuse metal formed over the conductive pattern; a contact plug electrically coupling the conductive pattern and the fuse metal; and an energy absorbent pattern formed in the first insulating film and located below an area where the contact plug and the conductive pattern are interconnected. The fuse of the semiconductor device includes a void and a step difference in the lower portion of the contact connected to the fuse pattern. As a result, an energy of a laser applied in the blowing process is absorbed in the void or the step difference, which does not affect peripheral patterns, thereby preventing defects.Type: GrantFiled: June 15, 2010Date of Patent: August 14, 2012Assignee: Hynix Semiconductor Inc.Inventor: Yun Ho Shin
-
Patent number: 8242576Abstract: A semiconductor structure prevents energy that is used to blow a fuse from causing damage. The semiconductor structure includes a device, guard ring, and at least one protection layer. The device is constructed on the semiconductor substrate underneath the fuse. The seal ring, which surrounds the fuse, is constructed on at least one metal layer between the device and the fuse for confining the energy therein. The protection layer is formed within the seal ring, on at least one metal layer between the device and the fuse for shielding the device from being directly exposed to the energy.Type: GrantFiled: July 21, 2005Date of Patent: August 14, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jian-Hong Lin, Kang-Cheng Lin, Tzu-Li Lee
-
Publication number: 20120199942Abstract: A semiconductor device includes a lower wiring layer made of a conductive material; an upper wiring layer formed in an upper layer than the lower wiring layer; and a fuse film, at least a portion of the fuse film being formed in a plug formation layer in which a plug for connecting the lower wiring layer and the upper wiring layer is formed, and made of a conductive material including a metallic material other than copper.Type: ApplicationFiled: February 7, 2012Publication date: August 9, 2012Applicant: ROHM CO., LTD.Inventors: Satoshi KAGEYAMA, Yuichi NAKAO
-
Publication number: 20120193755Abstract: In a copper-based metallization system of a semiconductor device the contact pad, such as a bond pad, is formed on the basis of two lithography steps by depositing the cap metal layer stack directly on any exposed copper surface areas of the last metallization layer. After patterning of the cap layer stack therefore reliable confinement of any exposed metal region is accomplished on the basis of a conductive barrier material, while the actual passivation materials are formed and patterned subsequently, thereby avoiding any negative influence on these materials, as may be the case in some conventional approaches. Moreover, superior mechanical integrity of the contact pad in combination with superior electrical performance of any metal region in the last metallization layer is achieved.Type: ApplicationFiled: January 17, 2012Publication date: August 2, 2012Applicant: STMICROELECTRONICS S.R.L.Inventor: Alessandro Dundulachi
-
Patent number: 8232649Abstract: A design structure is provided for interconnect structures containing various capping materials for electrical fuses and other related applications. The structure includes a first interconnect structure having a first interfacial structure and a second interconnect structure adjacent to the first structure. The second interconnect structure has second interfacial structure different from the first interfacial structure.Type: GrantFiled: March 21, 2011Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Louis L. Hsu, William R. Tonti, Chih-Chao Yang
-
Patent number: 8232620Abstract: A structure. The structure includes: a substrate; a first electrode in the substrate; a dielectric layer on top of the substrate and the electrode; a second dielectric layer on the first dielectric layer, said second dielectric layer comprising a second dielectric material; a fuse element buried in the first dielectric layer, wherein the fuse element (i) physically separates, (ii) is in direct physical contact with both, and (iii) is sandwiched between a first region and a second region of the dielectric layer; and a second electrode on top of the fuse element, wherein the first electrode and the second electrode are electrically coupled to each other through the fuse element.Type: GrantFiled: August 30, 2010Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack Allan Mandelman, William Robert Tonti, Chih-Chao Yang
-
Patent number: 8232146Abstract: A fuse element is laminated on a resistor and the resistor is formed in a concave shape below a region in which cutting of the fuse element is carried out with a laser. Accordingly, there can be provided a semiconductor device which occupies a small area, causes no damage on the resistor in the cutting of the fuse element, has a small contact resistance occurred between elements, and has stable characteristics, and a method of manufacturing the same.Type: GrantFiled: October 27, 2010Date of Patent: July 31, 2012Assignee: Seiko Intruments Inc.Inventor: Yuichiro Kitajima
-
Patent number: 8232619Abstract: Provided is a semiconductor integrated circuit. The semiconductor integrated circuit comprises: a pair of interconnections; a fuse connecting the pair of interconnections; and one or more heat dissipation patterns connecting the pair of interconnections and are disposed around the fuse.Type: GrantFiled: July 14, 2010Date of Patent: July 31, 2012Assignee: SK Hynix Inc.Inventors: Young Hee Yoon, Jun Gi Choi, Sang Hoon Shin
-
Patent number: 8232190Abstract: Three dimensional vertical e-fuse structures and methods of manufacturing the same are provided herein. The method of forming a fuse structure comprises providing a substrate including an insulator layer and forming an opening in the insulator layer. The method further comprises forming a conductive layer along a sidewall of the opening and filling the opening with an insulator material. The vertical e-fuse structure comprises a first contact layer and a second contact layer. The structure further includes a conductive material lined within a via and in electrical contact with the first contact layer and the second contact layer. The conductive material has an increased resistance as a current is applied thereto.Type: GrantFiled: October 1, 2007Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Timothy J. Dalton, Jeffrey P. Gambino, Mark D. Jaffe, Stephen E. Luce, Anthony K. Stamper
-
Publication number: 20120187528Abstract: A method forms an eFuse structure that has a pair of adjacent semiconducting fins projecting from the planar surface of a substrate (in a direction perpendicular to the planar surface). The fins have planar sidewalls (perpendicular to the planar surface of the substrate) and planar tops (parallel to the planar surface of the substrate). The tops are positioned at distal ends of the fins relative to the substrate. An insulating layer covers the tops and the sidewalls of the fins and covers an intervening substrate portion of the planar surface of the substrate located between the fins. A metal layer covers the insulating layer. A pair of conductive contacts are connected to the metal layer at locations where the metal layer is adjacent the top of the fins.Type: ApplicationFiled: January 21, 2011Publication date: July 26, 2012Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Louis C. Hsu, William R. Tonti, Chih-Chao Yang
-
Publication number: 20120187529Abstract: An improved eFuse and method of fabrication is disclosed. A cavity is formed in a substrate, which results in a polysilicon line having an increased depth in the area of the fuse, while having a reduced depth in areas outside of the fuse. The increased depth reduces the chance of the polysilicon line entering the fully silicided state. The cavity may be formed with a wet or dry etch.Type: ApplicationFiled: January 25, 2011Publication date: July 26, 2012Applicant: International Business Machines CorporationInventors: Edward P. Maciejewski, Dustin Kenneth Slisher, Stefan Zollner
-
Patent number: 8227870Abstract: A method and structure to scale metal gate height in high-k/metal gate transistors. A method includes forming a dummy gate and at least one polysilicon feature, all of which are formed from a same polysilicon layer and wherein the dummy gate is formed over a gate metal layer associated with a transistor. The method also includes selectively removing the dummy gate while protecting the at least one polysilicon feature. The method further includes forming a gate contact on the gate metal layer to thereby form a metal gate having a height that is less than half a height of the at least one polysilicon feature.Type: GrantFiled: February 2, 2012Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Michael P. Chudzik, Ricardo A. Donaton, William K. Henson, Yue Liang
-
Patent number: 8217490Abstract: Under one aspect, a non-volatile nanotube switch includes a first terminal; a nanotube block including a multilayer nanotube fabric, at least a portion of which is positioned over and in contact with at least a portion of the first terminal; a second terminal, at least a portion of which is positioned over and in contact with at least a portion of the nanotube block, wherein the nanotube block is constructed and arranged to prevent direct physical and electrical contact between the first and second terminals; and control circuitry capable of applying electrical stimulus to the first and second terminals. The nanotube block can switch between a plurality of electronic states in response to a plurality of electrical stimuli applied by the control circuitry to the first and second terminals. For each different electronic state, the nanotube block provides an electrical pathway of different resistance between the first and second terminals.Type: GrantFiled: August 8, 2007Date of Patent: July 10, 2012Assignee: Nantero Inc.Inventors: Claude L. Bertin, Thomas Rueckes, X. M. Henry Huang, Ramesh Sivarajan, Eliodor G. Ghenciu, Steven L. Konsek, Mitchell Meinhold, Jonathan W. Ward, Darren K. Brock
-
Publication number: 20120162947Abstract: Embodiments of the present invention provide an integrated circuit system including a first active layer fabricated on a front side of a semiconductor die and a second pre-fabricated layer on a back side of the semiconductor die and having electrical components embodied therein, wherein the electrical components include at least one discrete passive component. The integrated circuit system also includes at least one electrical path coupling the first active layer and the second pre-fabricated layer.Type: ApplicationFiled: December 22, 2010Publication date: June 28, 2012Applicant: ANALOG DEVICES, INC.Inventors: Alan O'DONNELL, Santiago IRIARTE, Mark J. MURPHY, Colin LYDEN, Gary CASEY, Eoin Edward ENGLISH
-
Publication number: 20120161278Abstract: A method and a system for providing fusing after packaging of semiconductor devices are disclosed. In one embodiment, a semiconductor device is provided comprising a substrate comprising a fuse area, at least one fuse disposed in the fuse area, and at least one layer disposed over the substrate, wherein the at least one layer comprises at least one opening exposing the at least one fuse.Type: ApplicationFiled: December 23, 2010Publication date: June 28, 2012Inventors: Thorsten Meyer, Josef Boeck, Rudolf Lachner, Herbert Schaefer
-
Patent number: 8198702Abstract: The invention relates generally to a fuse device of a semiconductor device, and more particularly, to an electrical fuse device of a semiconductor device. Embodiments of the invention provide a fuse device that is capable of reducing programming error caused by non-uniform current densities in a fuse link. In one respect, there is provided an electrical fuse device that includes: an anode; a fuse link coupled to the anode on a first side of the fuse link; a cathode coupled to the fuse link on a second side of the fuse link; a first cathode contact coupled to the cathode; and a first anode contact coupled to the anode, at least one of the first cathode contact and the first anode contact being disposed across a virtual extending surface of the fuse link.Type: GrantFiled: July 29, 2011Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-suk Shin, Andrew-Tae Kim, Hong-jae Shin
-
Publication number: 20120133019Abstract: A fuse of a semiconductor device includes first fuse metals formed over an underlying structure and a second fuse metal formed between the first fuse metals. Accordingly, upon blowing, the fuse metals are not migrated under conditions, such as specific temperature and specific humidity. Thus, reliability of a semiconductor device can be improved.Type: ApplicationFiled: February 7, 2012Publication date: May 31, 2012Applicant: Hynix Semiconductor Inc.Inventor: Hyung Kyu KIM
-
Publication number: 20120133018Abstract: A method of repairing a semiconductor device includes forming a first conductive interconnection and a second conductive interconnection spaced from the first conductive interconnection on a semiconductor substrate, forming a magnetic fuse on the first conductive interconnection and forming a first contact plug on the second conductive interconnection, forming a metal interconnection on the magnetic fuse and the first contact plug, and applying a bias to the first conductive interconnection or to the second conductive interconnection corresponding to a normal cell or a redundancy cell and the metal interconnection. The method can readily prevent the problems caused in a laser cutting method without using a method of physically cutting a fuse by radiation of a laser when a semiconductor device fuse is repaired.Type: ApplicationFiled: July 13, 2011Publication date: May 31, 2012Applicant: Hynix Semiconductor Inc.Inventor: Dong Min LEE
-
Publication number: 20120126363Abstract: Structures of electronic fuses (e-fuse) are provided. An un-programmed e-fuse includes a via of a first conductive material having a bottom and sidewalls with a portion of the sidewalls being covered by a conductive liner and the bottom of the via being formed on top of a dielectric layer, and a first and a second conductive path of a second conductive material formed on top of the dielectric layer with the first and second conductive paths being conductively connected through, and only through, the via at the sidewalls. A programmed e-fuse includes a via; a first conductive path at a first side of the via and being separated from sidewalls of the via by a void; and a second conductive path at a second different side of the via and being in conductive contact with the via through sidewalls of the via.Type: ApplicationFiled: November 23, 2010Publication date: May 24, 2012Applicant: International Business Machines CorporationInventors: Ping-Chuan Wang, Chunyan E. Tian, Ronald Filippi, Wai-ki Li
-
Patent number: 8183665Abstract: A high-density memory array. A plurality of word lines and a plurality of bit lines are arranged to access a plurality of memory cells. Each memory cell includes a first conductive terminal and an article in physical and electrical contact with the first conductive terminal, the article comprising a plurality of nanoscopic particles. A second conductive terminal is in physical and electrical contact with the article. Select circuitry is arranged in electrical communication with a bit line of the plurality of bit lines and one of the first and second conductive terminals. The article has a physical dimension that defines a spacing between the first and second conductive terminals such that the nanotube article is interposed between the first and second conducive terminals. A logical state of each memory cell is selectable by activation only of the bit line and the word line connected to that memory cell.Type: GrantFiled: November 19, 2008Date of Patent: May 22, 2012Assignee: Nantero Inc.Inventors: Claude L. Bertin, Eliodor G. Ghenciu, Thomas Rueckes, H. Montgomery Manning
-
Patent number: 8184465Abstract: A programmable device includes a substrate (10); an insulator (13) on the substrate; an elongated semiconductor material (12) on the insulator, the elongated semiconductor material having first and second ends, and an upper surface S; the first end (12a) is substantially wider than the second end (12b), and a metallic material is disposed on the upper surface; the metallic material being physically migratable along the upper surface responsive to an electrical current I flowable through the semiconductor material and the metallic material.Type: GrantFiled: October 25, 2010Date of Patent: May 22, 2012Assignee: International Business Machines CorporationInventors: William R. Tonti, Wayne S. Berry, John A. Fifield, William H. Guthrie, Richard S. Kontra
-
Patent number: 8178943Abstract: An electrical fuse including a polysilicon layer; a silicide layer formed over the polysilicon layer; and a first metal contact and a second metal contact arranged over the silicide layer, while being spaced from each other, the electrical fuse being configured so that the silicide layer, after disconnection, is excluded from a region right under the second metal contact, and from a region between the second metal contact and the first metal contact is provided.Type: GrantFiled: April 28, 2009Date of Patent: May 15, 2012Assignee: Renesas Electronics CorporationInventor: Yoshitaka Kubota
-
Patent number: 8178944Abstract: According to one exemplary embodiment, a method for forming a one-time programmable metal fuse structure includes forming a metal fuse structure over a substrate, the metal fuse structure including a gate metal segment situated between a dielectric segment and a polysilicon segment, a gate metal fuse being formed in a portion of the gate metal segment. The method further includes doping the polysilicon segment so as to form first and second doped polysilicon portions separated by an undoped polysilicon portion where, in one embodiment, the gate metal fuse is substantially co-extensive with the undoped polysilicon portion. The method can further include forming a first silicide segment on the first doped polysilicon portion and a second silicide segment on the second doped polysilicon portion, where the first and second silicide segments form respective terminals of the one-time programmable metal fuse structure.Type: GrantFiled: June 22, 2009Date of Patent: May 15, 2012Assignee: Broadcom CorporationInventors: Wei Xia, Xiangdong Chen, Akira Ito
-
Publication number: 20120104617Abstract: A semiconductor device and a method for manufacturing the same are disclosed. A dummy pattern is formed between a fuse pattern and a semiconductor substrate so as to prevent the semiconductor substrate from being damaged, and a buffer pattern is formed between the dummy pattern and the semiconductor substrate, so that a dummy metal pattern primarily absorbs or reflects laser energy transferred to the semiconductor substrate during the blowing of the fuse pattern, and the buffer pattern secondarily reduces stress generated between the dummy pattern and the semiconductor substrate, resulting in the prevention of a defect such as a crack.Type: ApplicationFiled: October 5, 2011Publication date: May 3, 2012Applicant: Hynix Semiconductor Inc.Inventors: Ki Soo CHOI, Do Hyun Kim
-
Patent number: 8164156Abstract: A semiconductor device comprises a fuse having a blowing region at a center part for selectively connecting different two terminals; and a dummy contact positioned under the blowing region for forming empty space by being removed together with the blowing region in a blowing process.Type: GrantFiled: December 28, 2009Date of Patent: April 24, 2012Assignee: Hynix Semicondutor Inc.Inventors: Kyu Tae Kim, Ki Soo Choi
-
Patent number: 8164091Abstract: Multi-purpose poly edge test structure. According to an embodiment, the present invention provides a test structure. The test structure includes a doped silicon substrate, the doped silicon substrate being grounded, the doped silicon substrate including a first gate structure and a second gate structure, the first and second gate structures overlaying the doped silicon substrate. The test structure also includes a first conducting pad being electrically coupled to the first gate structure. The test structure also includes a second conducting pad being electrically coupled to the second gate structure.Type: GrantFiled: September 16, 2008Date of Patent: April 24, 2012Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Wen Shi, Wei Wei Ruan
-
Patent number: 8164120Abstract: An upper electrode of a capacitor has a two-layer structure of first and second upper electrodes. A gate electrode of a MOS field effect transistor and a fuse are formed by patterning conductive layers used to form the lower electrode, first upper electrode and second upper electrode of the capacitor. In forming a capacitor and a fuse on a semiconductor substrate by a conventional method, at least three etching masks are selectively used to pattern respective layers to form the capacitor and fuse before wiring connection. The number of etching masks can be reduced in manufacturing a semiconductor device having capacitors, fuses and MOS field effect transistors so that the number of processes can be reduced and it becomes easy to improve the productivity and reduce the manufacture cost.Type: GrantFiled: November 18, 2010Date of Patent: April 24, 2012Assignee: Yamaha CorporationInventor: Masayoshi Omura
-
Publication number: 20120091556Abstract: An apparatus and a method of manufacturing an e-fuse includes a substrate, a patterned gate insulator on the substrate, and a patterned gate conductor on the patterned gate insulator. The patterned gate conductor has sidewalls and a top. A silicide contacts the sidewalls of the patterned gate conductor, the top of the patterned gate conductor, and a region of the substrate adjacent the patterned gate insulator and the patterned gate conductor.Type: ApplicationFiled: October 14, 2010Publication date: April 19, 2012Applicant: International Business Machines CorporationInventors: Ephrem G. Gebreselasie, Joseph M. Lukaitis, Robert R. Robison, William R. Tonti, Ping-Chuan Wang
-
Patent number: 8159041Abstract: A semiconductor device includes: a lower layer interconnection formed on a chip; an upper layer interconnection formed in an upper layer above the lower layer interconnection above the chip; an interconnection via formed to electrically connect the lower layer interconnection and the upper layer interconnection; a via-type electric fuse formed to electrically connect the lower layer interconnection and the upper layer interconnection. The fuse is cut through heat generation, and a sectional area of the fuse is smaller than a sectional area of the upper layer interconnection and a via diameter of the fuse is smaller than that of the interconnection via.Type: GrantFiled: February 17, 2010Date of Patent: April 17, 2012Assignee: Renesas Electronics CorporationInventor: Hiroki Saitou
-
Publication number: 20120074520Abstract: A high programming efficiency electrical fuse is provided utilizing a dual damascene structure located atop a metal layer. The dual damascene structure includes a patterned dielectric material having a line opening located above and connected to an underlying via opening. The via opening is located atop and is connected to the metal layer. The dual damascene structure also includes a conductive feature within the line opening and the via opening. Dielectric spacers are also present within the line opening and the via opening. The dielectric spacers are present on vertical sidewalls of the patterned dielectric material and separate the conductive feature from the patterned dielectric material. The presence of the dielectric spacers within the line opening and the via opening reduces the area in which the conductive feature is formed. As such, a high programming efficiency electrical fuse is provided in which space is saved.Type: ApplicationFiled: September 27, 2010Publication date: March 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, David V. Horak, Charles W. Koburger, III, Shom Ponoth
-
Patent number: 8143694Abstract: Implementations are presented herein that relate to a fuse device, an integrated circuit including a fuse device, a method of implementing a fuse device and a method of programming a fuse device.Type: GrantFiled: June 2, 2008Date of Patent: March 27, 2012Assignee: Infineon Technologies AGInventors: Vianney Choserot, Gunther Lehmann, Franz Ungar
-
Patent number: 8143692Abstract: A capacitance trimming circuit of a semiconductor device may include a plurality of capacitor layers and/or a plurality of fuses. The plurality of capacitor layers may be vertically stacked. The plurality of fuses may be arranged to correspond to the plurality of capacitor layers, and/or the plurality of fuses may be configured to select corresponding ones of the plurality of capacitor layers for controlling a capacitance of the plurality of capacitor layers.Type: GrantFiled: February 27, 2008Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-jun Jang, Tae-soo Park
-
Patent number: 8134220Abstract: Nanotube switching devices having nanotube bridges are disclosed. Two-terminal nanotube switches include conductive terminals extending up from a substrate and defining a void in the substrate. Nantoube articles are suspended over the void or form a bottom surface of a void. The nanotube articles are arranged to permanently contact at least a portion of the conductive terminals. An electrical stimulus circuit in communication with the conductive terminals is used to generate and apply selected waveforms to induce a change in resistance of the device between relatively high and low resistance values. Relatively high and relatively low resistance values correspond to states of the device. A single conductive terminal and a interconnect line may be used. The nanotube article may comprise a patterned region of nanotube fabric, having an active region with a relatively high or relatively low resistance value. Methods of making each device are disclosed.Type: GrantFiled: June 16, 2008Date of Patent: March 13, 2012Assignee: Nantero Inc.Inventors: H. Montgomery Manning, Thomas Rueckes, Jonathan W. Ward, Brent M. Segal
-
Publication number: 20120056296Abstract: A semiconductor device comprises an active region including a core circuit forming region and a buffer forming region, and a fuse element forming region arranged on a corner of the active region and to be able to be electrically fused. It is possible to arrange the fuse element without forming the fuse in the core circuit forming region by arranging the fuse element forming region at the corner of the active region.Type: ApplicationFiled: November 15, 2011Publication date: March 8, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Hiroyuki FURUKAWA
-
Publication number: 20120049321Abstract: The present invention relates to e-fuse devices, and more particularly to a device and method of forming an e-fuse device, the method comprising providing a first conductive layer connected to a second conductive layer, the first and second conductive layers separated by a barrier layer having a first diffusivity different than a second diffusivity of the first conductive layer. A void is created in the first conductive layer by driving an electrical current through the e-fuse device.Type: ApplicationFiled: November 4, 2011Publication date: March 1, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael J. Abou-Khalil, Robert J. Gauthier, JR., Tom C. Lee, Junjun Li, Souvick Mitra, Christopher S. Putnam, William Tonti
-
Patent number: 8115274Abstract: A fuse structure includes a substrate, a fuse conductive trace disposed closer to a first chip surface than to a second chip surface facing away from the first chip surface, a metallization layer on the substrate disposed on a side of the fuse conductive trace facing away from the first chip surface, and a planar barrier multilayer assembly disposed between the fuse conductive trace and the metallization layer and including multiple barrier layers of different materials, wherein the fuse conductive trace, the metallization layer and the barrier multilayer assembly are arranged such that when cutting the fuse conductive trace and the barrier multilayer assembly, a first area of the metallization layer is electrically isolated from a second area of the metallization layer.Type: GrantFiled: September 13, 2007Date of Patent: February 14, 2012Assignee: Infineon Technologies AGInventors: Josef Boeck, Herbert Knapp, Wolfgang Liebl, Herbert Schaefer
-
Publication number: 20120032256Abstract: A semiconductor device includes a first island and a first electrode. The first island includes a first semiconductor region, a first insulation region, and a first insulating film. The first semiconductor region has first and second side surfaces adjacent to the first insulation region and the first insulating film, respectively. The first electrode is adjacent to the first insulation region and the first insulating film. The first insulating film is between the first electrode and the first semiconductor region.Type: ApplicationFiled: July 28, 2011Publication date: February 9, 2012Applicant: ELPIDA MEMORY, INC.Inventors: YOSHIHIRO TAKAISHI, KAZUHIRO NOJIMA
-
Patent number: 8110893Abstract: A fuse element utilizing a reaction between two layers by feeding current is manufactured. A fuse element including a first layer formed of an oxide or a nitride and a second layer that becomes high resistant by nitridation or oxidation, in which the first layer and the second layer are in contact with each other, is manufactured. For example, the fuse element is manufactured by using indium tin oxide for the first layer and aluminum for the second layer. By generating joule heat by applying voltage to the first layer and the second layer, oxygen in the indium tin oxide enters the aluminum, which changes the aluminum into aluminum oxide that presents an insulating property. The fuse element can be manufactured by a similar process as that of forming a TFT.Type: GrantFiled: July 15, 2010Date of Patent: February 7, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kengo Akimoto
-
Patent number: 8097931Abstract: A fuse part in a semiconductor device has a plurality of fuse lines extended along a first direction with a given width along a second direction. The fuse part includes a first conductive pattern having a space part formed in a fuse line region over a substrate, wherein portions of the first conductive pattern are spaced apart by the space part along the first direction. The fuse part includes a first insulation pattern formed over the space part, the first insulation pattern having a width smaller than a width of the first conductive pattern along the second direction and a thickness greater than a thickness of the first conductive pattern, and a second conductive pattern formed over the first insulation pattern, the second conductive pattern having a width greater than the width of the first insulation pattern along the second direction.Type: GrantFiled: December 24, 2008Date of Patent: January 17, 2012Assignee: Hynix Semiconductor Inc.Inventor: Byung-Duk Lee
-
Publication number: 20120007213Abstract: A semiconductor chip includes: a semiconductor substrate in which a bonding pad is provided on a first surface thereof; a through silicon via (TSV) group including a plurality of TSVs connected to the bonding pad and exposed to a second surface opposite to the first surface of the semiconductor substrate; and a fuse box including a plurality of fuses connected to the plurality of TSVs and formed on the first surface of the semiconductor substrate.Type: ApplicationFiled: May 31, 2011Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hyeong Seok CHOI, Jin Hui LEE
-
Publication number: 20120001294Abstract: A semiconductor device includes a first metal wiring which is formed over substructure; a first contact plug which is coupled to the first metal wiring and passes through a first interlayer insulating film provided over the substructure; a second metal wiring which is provided over the first interlayer insulating film and is coupled to the first contact plug; a second contact plug which is coupled to the second metal wiring and passes through a second interlayer insulating film which is provided over the first interlayer insulating film; and a fuse pattern and a data read fuse pattern which are coupled to the second contact plug and provided over the second interlayer insulating film.Type: ApplicationFiled: November 30, 2010Publication date: January 5, 2012Applicant: Hynix Semiconductor Inc.Inventors: Ba Wool KIM, Won Ho Shin
-
Publication number: 20120001231Abstract: An electrical fuse comprises first, second, and third thick oxide NMOS transistors and a thin oxide NMOS transistor. The first thick oxide NMOS transistor has a gate connected to a first input signal, and the thin oxide NMOS transistor has a drain connected to the source of the first thick oxide NMOS transistor and a gate shorted to its source. The second thick oxide transistor has a gate connected to a power up signal, a drain connected to the source of the thin oxide NMOS transistor, and a source connected to a reference voltage. The third thick oxide transistor has a gate connected to the second input signal, a drain connected to a high voltage, and a source connected to the drain of the thin oxide NMOS transistor. The first input signal and the second input signal are complementary.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung Zen Chen