Memory Effect Devices (epo) Patents (Class 257/E29.17)
-
Publication number: 20100135061Abstract: In some embodiments of the invention a non-volatile memory cell is provided with a first electrode, a second electrode, and one or more side layers of a ferroelectric metal oxide and a ferroelectric material layer between the first and second electrodes. The ferroelectric material layer may be provided between, e.g., adjacent, two side layers of a ferroelectric metal oxide or between a single layer of a ferroelectric metal oxide and an electrode. The ferroelectric metal oxide may in some cases include a uniform layered structure such as a bismuth layer-structured ferroelectric material like Bi4Ti3O12. In some embodiments, the ferroelectric material layer is formed at least partially from PbZrxTi1-xO3. A non-volatile memory array including such memory cells is also provided.Type: ApplicationFiled: December 2, 2008Publication date: June 3, 2010Inventors: Shaoping Li, Kaizhong Gao, Insik Jin, Song Xue, Haiwen Xi, Zheng Gao, Eileen Yan
-
Publication number: 20100102369Abstract: A ferroelectric memory cell that has a magnetoelectric element between a first electrode and a second electrode, the magnetoelectric element comprising a ferromagnetic material layer and a multiferroic material layer with an interface therebetween. The magnetization orientation of the ferromagnetic material layer and the multiferroic material layer may be in-plane or out-of-plane. FeRAM memory devices are also provided.Type: ApplicationFiled: April 8, 2009Publication date: April 29, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Wei Tian, Haiwen Xi, Yuankai Zheng, Venugopalan Vaithyanathan, Insik Jin
-
Publication number: 20100096688Abstract: A flash memory device and method of forming a flash memory device are provided. The flash memory device includes a silicon nitride layer having a compositional gradient in which the ratio of silicon to nitrogen varies through the thickness of the layer. The silicon nitride layer having a compositional gradient of silicon and nitrogen provides an increase in charge holding capacity and charge retention time of the unit cell of a non-volatile memory device.Type: ApplicationFiled: October 22, 2008Publication date: April 22, 2010Inventors: Mihaela Balseanu, Vladimir Zubkov, Li-Qun Xia, Atif Noori, Reza Arghavani, Derek R. Witty, Amir Al-Bayati
-
Publication number: 20100096680Abstract: A memory device and method of making the memory device. The memory device comprises a storage transistor at a surface of a substrate. The storage transistor comprises a body portion between first and second source/drain regions, wherein the source/drain regions are regions of a first conductivity type. The storage transistor also comprises a gate structure that wraps at least partially around the body portion in at least two spatial planes. A bit line is connected to the first source/drain region and a word line is connected to the gate structure.Type: ApplicationFiled: October 16, 2008Publication date: April 22, 2010Applicant: Micron Technology, Inc.Inventors: Chandra V. Mouli, Gurtej S. Sandhu
-
Patent number: 7700984Abstract: It is an object of the present invention to provide a semiconductor device capable of additionally recording data at a time other than during manufacturing and preventing forgery due to rewriting and the like. Moreover, another object of the present invention is to provide an inexpensive, nonvolatile, and highly-reliable semiconductor device. A semiconductor device includes a first conductive layer, a second conductive layer, and an organic compound layer between the first conductive layer and the second conductive layer, wherein the organic compound layer can have the first conductive layer and the second conductive layer come into contact with each other when Coulomb force generated by applying potential to one or both of the first conductive layer and the second conductive layer is at or over a certain level.Type: GrantFiled: May 1, 2006Date of Patent: April 20, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventor: Mikio Yukawa
-
Patent number: 7700992Abstract: A semiconductor device includes a plurality of nonvolatile memory cells (1). Each of the nonvolatile memory cells comprises a MOS type first transistor section (3) used for information storage, and a MOS type second transistor section (4) which selects the first transistor section. The second transistor section has a bit line electrode (16) connected to a bit line, and a control gate electrode (18) connected to a control gate control line. The first transistor section has a source line electrode (10) connected to a source line, a memory gate electrode (14) connected to a memory gate control line, and a charge storage region (11) disposed directly below the memory gate electrode. A gate withstand voltage of the second transistor section is lower than that of the first transistor section.Type: GrantFiled: June 19, 2008Date of Patent: April 20, 2010Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Toshihiro Tanaka, Yukiko Umemoto, Mitsuru Hiraki, Yutaka Shinagawa, Masamichi Fujito, Kazufumi Suzukawa, Hiroyuki Tanikawa, Takashi Yamaki, Yoshiaki Kamigaki, Shinichi Minami, Kozo Katayama, Nozomu Matsuzaki
-
Patent number: 7696556Abstract: High-voltage MOS transistors with a floated drain-side auxiliary gate are provided. The high-voltage MOS transistors include a source region and a drain region provided in a semiconductor substrate. A main gate electrode is disposed over the semiconductor substrate between the drain region and the source region. A lower drain-side auxiliary gate and an upper drain-side auxiliary gate are sequentially stacked over the semiconductor substrate between the main gate electrode and the drain region. The lower drain-side auxiliary gate is electrically insulated from the semiconductor substrate, the main gate electrode and the upper drain-side auxiliary gate. Methods of fabricating the high-voltage MOS transistors are also provided.Type: GrantFiled: September 11, 2006Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Hoi Hur, Young-Min Park, Sang-Bin Song, Min-Cheol Park, Ji-Hwon Lee, Su-Youn Yi, Jang-Min Yoo
-
Publication number: 20100085813Abstract: This disclosure concerns a driving method of a memory having cells of floating body type which comprises executing, during a write operation, a first cycle of applying a first potential to the bit lines corresponding to the first selected cells and of applying a second potential to the selected word line to write first data; executing, during the write operation, a second cycle of applying a third potential to the bit lines corresponding to a second selected cell among the first selected memory cells and of applying a fourth potential to the selected word line to write second data, wherein the second potential is a potential biased to a reversed side against the polarity of the carriers with reference to potentials of the source and the first potential, and the fourth potential is a biased to same polarity as the polarity of the carriers with reference to the potentials of the source and the third potential.Type: ApplicationFiled: June 25, 2008Publication date: April 8, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tomoaki Shino
-
Patent number: 7687795Abstract: A phase change memory device includes a semiconductor substrate having a plurality of phase change cell regions. A bottom electrode is formed in each phase change cell region of the semiconductor substrate. An insulation layer is formed on the semiconductor substrate to cover the bottom electrode, and the insulation layer includes a contact hole exposing the bottom electrode. A contact plug is formed within the contact hole. A stacked pattern comprising a phase change layer and a top electrode is formed over the insulation layer. In the phase change memory device a buffer layer is interposed between the insulation layer and the phase change layer to reinforce the adhesion force between them. The buffer layer prevents the phase change material from peeling off due to an inconstant adhesion force between the phase change material and the insulation layer.Type: GrantFiled: April 17, 2008Date of Patent: March 30, 2010Assignees: Hynix Semiconductor Inc., Seoul National University R&DB FoundationInventors: Nam Kyun Park, Hae Chan Park, Cheol Seong Hwang, Byung Joon Choi
-
Patent number: 7687361Abstract: Disclosed is a method for fabricating a transistor of a memory device capable of preventing voids from being created when forming a low-resistant gate electrode. The method includes the steps of forming an active area by etching a semiconductor substrate, forming a field oxide layer in the semiconductor substrate and forming a recess by etching the field oxide layer. A gate insulation layer is formed along an upper surface of the active area and an exposed portion of the active area. A gate electrode is formed on the field oxide layer such that the gate electrode extends across an upper portion of the active area while being overlapped with a channel area and the recess. The first conductive layer to be patterned has the same thickness, so the low-resistant gate electrode is easily fabricated without forming the voids.Type: GrantFiled: June 17, 2005Date of Patent: March 30, 2010Assignee: Hynix Semiconductor Inc.Inventors: Se Aug Jang, Yong Soo Kim, Jae Geun Oh
-
Patent number: 7683360Abstract: A memory cell structure includes a substrate having a bottom electrode at least partially disposed within the substrate; a pad disposed at least partially over the substrate; a phase change element having a chalcogenide material, disposed at least partially over the substrate and adjacent to the pad, the phase change element being adjacent and operatively coupled to the bottom electrode; and a top electrode operatively coupled to the phase change element. Moreover, the pad is formed by a method including depositing a first material layer over the substrate, etching the first material layer to form a pad strip and to expose the bottom electrode, and etching the pad strip to from the pad.Type: GrantFiled: March 17, 2006Date of Patent: March 23, 2010Assignee: Macronix International Co., Ltd.Inventors: Yi-Chou Chen, Hsiang-Lan Lung, Ruichen Liu
-
Patent number: 7675054Abstract: Phase change memory devices and methods for fabricating the same are provided. A phase change memory device includes a first conductive electrode disposed in a first dielectric layer. A second dielectric layer is disposed over the first dielectric layer. A phase change material layer is disposed in the second dielectric layer and electrically connected to the first conductive electrode. A space is disposed in the second dielectric layer to at least isolate a sidewall of the phase change material layer and the second dielectric layer adjacent thereto. A second conductive electrode is disposed in the second dielectric layer and electrically connected to the phase change material layer.Type: GrantFiled: January 17, 2008Date of Patent: March 9, 2010Assignees: Industrial Technology Research Institute, Powerchip Semiconductor Corp., Nanya Technology Corporation, ProMOS Technologies Inc., Winbond Electronics Corp.Inventor: Li-Shu Tu
-
Publication number: 20100019303Abstract: A method for fabricating conductive patterns includes forming a conductive layer over a substrate, etching the conductive layer to a first thickness to form first patterns, forming spacers on sidewalls of the first patterns, and etching the conductive layer to a second thickness using the spacers as an etch barrier to form second patterns. Thus, conductive patterns can be formed with vertical sidewalls without being damaged, and lean and collapse of the conductive patterns are prevented.Type: ApplicationFiled: March 27, 2009Publication date: January 28, 2010Applicant: Hynix Semiconductor Inc.Inventor: Jeong-Kyu KANG
-
Publication number: 20100019219Abstract: A resistive memory device and a method for manufacturing the same are disclosed. The resistive memory device includes a lower electrode formed over a substrate, a resistive layer disposed over the lower electrode, an upper electrode formed over the resistive layer, and an oxygen-diffusion barrier pattern provided in an interface between the resistive layer and the upper electrode. The above-described resistive memory device and a method for manufacturing the same may prevent the out diffusion of oxygen in the interface of the upper electrode to avoid set-stuck phenomenon occurring upon the operation of the resistive memory device, thereby improving the endurance of the resistive memory device.Type: ApplicationFiled: March 25, 2009Publication date: January 28, 2010Inventor: Yu-Jin Lee
-
Publication number: 20100012980Abstract: On embodiment of a contact structure may include a lower insulation layer on a lower substrate, an upper substrate on the lower insulation layer, a groove penetrating the upper substrate to extend into the lower insulation layer, the groove below an interface between the upper substrate and the lower insulation layer, an upper insulation layer in the groove, and a contact plug penetrating the upper insulation layer in the groove to extend into the lower insulation layer.Type: ApplicationFiled: July 17, 2009Publication date: January 21, 2010Inventors: Min-Sung Song, Soon-Moon Jung, Han-Soo Kim, Young-Seop Rah, Won-Seok Cho, Yang-Soo Son, Jong-Hyuk Kim, Young-Chul Jang
-
Patent number: 7649259Abstract: A semiconductor device includes a first wiring line group made of a metal, wiring lines of the first wiring line group being arranged in parallel with each other, a second wiring line group which is made of a semiconductor and crosses the first wiring line group, wiring lines of the second wiring line group being arranged in parallel with each other and being movable in the vicinity of each intersection with the wiring lines of the first wiring line group, and a plurality of metal regions which are formed to be joined with the wiring lines constituting the second wiring line group, and have a work function different from that of the metal forming the first wiring line group.Type: GrantFiled: December 27, 2005Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Mizuki Ono, Yuichi Motoi
-
Publication number: 20100006914Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate that includes a trench, a charge storage layer that is formed inside of the trench, a first gate that is formed above a side surface and a bottom surface of the trench, a second gate that is formed beside the first gate, and that is formed above the charge storage layer, a first diffusion region that is formed on the semiconductor substrate inside of the trench, and a second diffusion region that is formed on the semiconductor substrate outside of the trench.Type: ApplicationFiled: July 8, 2009Publication date: January 14, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Kenichiro Nakagawa
-
Publication number: 20100006912Abstract: A complementary metal-oxide-semiconductor (CMOS) static random-access-memory (SRAM) element comprising a planar metal-insulator-metal (MIM) capacitor is disclosed, and the planar MIM capacitor is electrically connected to the transistors in the CMOS memory element to reduce the effects of charged particle radiation on the CMOS memory element. Methods for immunizing a CMOS SRAM element to the effects of charged particle radiation are also disclosed, along with methods for manufacturing CMOS SRAM including planar MIM capacitors as integrated circuits.Type: ApplicationFiled: February 10, 2009Publication date: January 14, 2010Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Bradley J. Larsen, Todd A. Randazzo, Cheisan Yue
-
Patent number: 7646007Abstract: The invention is related to methods and apparatus for providing a resistance variable memory element with improved data retention and switching characteristics. According to an embodiment of the invention a resistance variable memory element is provided having at least one silver-selenide layer in between glass layers, wherein at least one of the glass layers is a chalcogenide glass, preferably having a GexSe100?x composition.Type: GrantFiled: October 24, 2006Date of Patent: January 12, 2010Assignee: Micron Technology, Inc.Inventors: Kristy A. Campbell, John T. Moore
-
Publication number: 20100001339Abstract: Provided are a semiconductor device and a methods of forming and operating the semiconductor device. The semiconductor device may include active pillars extending from a semiconductor substrate and disposed two dimensionally disposed on the semiconductor substrate, upper interconnections connecting the active pillars along one direction, lower interconnections crossing the upper interconnections and disposed between the active pillars, word lines crossing the upper interconnections and disposed between the active pillars, and data storage patterns disposed between the word lines and the active pillars.Type: ApplicationFiled: July 6, 2009Publication date: January 7, 2010Inventors: Wook-Hyun Kwon, Byung-Gook Park, Yun-Heub Song, Yoon Kim
-
Publication number: 20090321803Abstract: A semiconductor device includes a substrate having a cell array region and a peripheral circuit region, a lower structure on the substrate in the cell array region, a first insulation layer on the substrate across the cell array region and the peripheral circuit region, the lower structure being covered with the first insulation layer, a capacitor on the first insulation layer in the cell array region, the capacitor including a lower electrode, a dielectric layer patter, and an upper electrode, a second insulation layer on the first insulation layer, the capacitor being covered with the second insulation layer, a first upper wiring structure on the second insulation layer, the first upper wiring structure being electrically connected to the capacitor and including an upper wiring and a mask pattern, and at least one dummy structure in the peripheral circuit region.Type: ApplicationFiled: June 26, 2009Publication date: December 31, 2009Inventors: Jai-Hyun Kim, Young-Ki Hong, Ji-Woong Sue
-
Publication number: 20090309158Abstract: Disclosed is a memory device and method of operation thereof. The memory device may include a source region and a drain region of a first dopant type, the source and drain regions contain a first semiconductor material; a body region of a second dopant type, the body region being sandwiched between the source and drain regions, the body comprising a second semiconductor material; a gate dielectric layer over at least the body region; and a gate comprising a conductive material over the gate dielectric layer. Specifically, one of the first semiconductor material and the second semiconductor material is lattice matched with the other of the first semiconductor material and the second semiconductor material and has an energy gap smaller than the energy gap of the other of the first semiconductor material and the second semiconductor material.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Applicant: Maxcronix International Co., Ltd.Inventors: Ta Wei Lin, Wen Jer Tsai
-
Patent number: 7626235Abstract: A NAND nonvolatile semiconductor memory device that has a memory cell array region and a selection gate region, has a semiconductor layer; a gate insulating film disposed on said semiconductor layer; a plurality of first electrode layers selectively disposed on said gate insulating film; a first device isolation insulating film formed in said memory cell array region and extends from between said adjacent first electrode layers into said semiconductor layer for device isolation; a second device isolation insulating film formed in said selection gate region and extends from between said adjacent first electrode layers into said semiconductor layer for device isolation; an interpoly insulating film formed at least on the top of said first electrode layers and said first device isolation insulating film in said memory cell array region; a second electrode layer disposed on said interpoly insulating film; and a third electrode layer disposed on said second electrode layer, said second device isolation insulatingType: GrantFiled: June 22, 2007Date of Patent: December 1, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Hideyuki Kinoshita
-
Publication number: 20090289292Abstract: A semiconductor device that is capable of preventing a storage node bunker defect or a defect due to loss of a barrier layer, and a method for forming a capacitor thereof. The semiconductor memory device includes a contact hole formed in an interlayer dielectric layer on a semiconductor substrate; a barrier layer formed on the bottom of the contact hole; a first storage node contact formed of a conductive layer that fills the rest of the contact hole; a second storage node contact formed on the result formed with the first storage node contact so as to be shifted by a given distance from the first storage node contact; an insulation layer formed between the second storage node contacts; a storage electrode connected with the second storage node contact and isolated on a per cell basis; and dielectric layer and plate electrode for covering the storage electrode.Type: ApplicationFiled: December 22, 2008Publication date: November 26, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jong Bum Park
-
Publication number: 20090273054Abstract: A non-volatile memory device and methods of fabricating the device according to example embodiments involve a stacked layer structure. The non-volatile memory device may include at least one first horizontal electrode including a first sidewall and a second sidewall; at least one second horizontal electrode including a third sidewall and a fourth sidewall; wherein the third sidewall may be disposed to face the first sidewall; at least one vertical electrode may be interposed between the first sidewall and the third sidewall, in such a way as to cross or intersect each of the at least one first and second horizontal electrodes, and; at least one data storage layer that may be capable of locally storing a change of electrical resistance may be interposed where the at least one first horizontal electrode and the at least one vertical electrode cross or intersect and where the at least one horizontal electrode and the at least one vertical electrodes cross or intersect.Type: ApplicationFiled: March 9, 2009Publication date: November 5, 2009Inventors: Suk-pil Kim, Won-joo Kim, Seung-hoon Lee
-
Patent number: 7608848Abstract: A resistance random access memory in a bridge structure is disclosed that comprises a contact structure where first and second electrodes are located within the contact structure. The first electrode has a circumferential extending shape, such as an annular shape, surrounding an inner wall of the contact structure. The second electrode is located within an interior of the circumferential extending shape and separated from the first electrode by an insulating material. A resistance memory bridge is in contact with an edge surface of the first and second electrodes. The first electrode in the contact structure is connected to a transistor and the second electrode in the contact structure is connected to a bit line. A bit line is connected to the second electrode by a self-aligning process.Type: GrantFiled: May 9, 2006Date of Patent: October 27, 2009Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai, Kuang Yeu Hsieh
-
Publication number: 20090256181Abstract: A memory array with data/bit lines extending generally in a first direction formed in an upper surface of a substrate and access transistors extending generally upward and aligned generally atop a corresponding data/bit line. The access transistors have a pillar extending generally upward with a source region formed so as to be in electrical communication with the corresponding data/bit line and a drain region formed generally at an upper portion of the pillar and a surround gate structure substantially completely encompassing the pillar in lateral directions and extending substantially the entire vertical extent of the pillar and word lines extending generally in a second direction and in electrical contact with a corresponding surround gate structure at least a first surface thereof such that bias voltage applied to a given word line is communicated substantially uniformly in a laterally symmetric extent about the corresponding pillar via the surround gate structure.Type: ApplicationFiled: March 19, 2009Publication date: October 15, 2009Applicant: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7601563Abstract: A shape-molding structure of a memory card comprises a circuit substrate, at least one chip, and an encapsulant covering. The upper and lower surfaces of the circuit substrate have a circuit layer and a plurality of electric contacts, respectively. The chip is located on the upper surface of the circuit substrate and electrically connected with the circuit layer. The encapsulant covering is formed by using a mold to press encapsulant entering at least one encapsulant inlet provided on at least one side surface of the circuit substrate. The encapsulant covering encapsulates all the above components with only the electric contacts exposed. A trace mark of the encapsulant inlet remaining on the encapsulant covering is then cut to obtain a shape-molding structure of memory card with an smooth and intact outer appearance.Type: GrantFiled: January 18, 2007Date of Patent: October 13, 2009Assignee: Kingston Technology CorporationInventors: Ben Wei Chen, Jin S. Wang, David Hong-Dien Chen
-
Publication number: 20090243658Abstract: A circuit for attaining reduction in AC noise on power supply line caused by IR drop upon use of a decoupling capacitor represented by a cross-coupled decoupling capacitor with enhanced resistance to electrostatic breakdown, required in the case of a process of a high technology. There is also provided a circuit for suppressing the AC noise on power supply line due to resonance. MOS transistors composing the cross-coupled decoupling capacitor with enhanced resistance to electrostatic breakdown are caused to have lower threshold voltages Vth, thereby reducing a resistance between a source and a drain of each of the MOS transistors, resulting in reduction in IR drop. Further, a damping resistance is effective for suppressing the AC noise on power supply line, and the source-to-drain resistance of each of the MOS transistors is utilized as the damping resistance.Type: ApplicationFiled: January 8, 2009Publication date: October 1, 2009Inventors: Akinori YOKOI, Shigeru Nakahara
-
Publication number: 20090230391Abstract: A method for manufacturing a resistance storage element includes forming a lower electrode layer over a semiconductor substrate, forming a transition metal film over the lower electrode layer, forming an upper electrode layer over the transition metal film, and supplying oxygen contained in the lower electrode layer or the upper electrode layer to oxidize the transition metal film.Type: ApplicationFiled: March 9, 2009Publication date: September 17, 2009Applicant: FUJITSU LIMITEDInventor: Hideyuki Noshiro
-
Publication number: 20090230452Abstract: A semiconductor device which has a semiconductor substrate, an isolation insulating film formed in the semiconductor substrate, a conductive pattern formed over the semiconductor substrate and the isolation insulating film, so that a side face of the conductive pattern is formed over the isolation insulating film, and an insulating film is formed over the isolation insulating film, the conductive pattern and the side face of the conductive pattern, and the side face of the conductive pattern comprises a notch.Type: ApplicationFiled: March 10, 2009Publication date: September 17, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Makoto TAKAHASHI, Minoru ENDOU
-
Publication number: 20090218654Abstract: A semiconductor memory device may include a semiconductor substrate having an active region thereof, and the active region may have a length and a width, with the length being greater than the width. A field isolation layer may be on the semiconductor substrate surrounding the active region. First and second wordlines may be on the substrate crossing the active region, with the first and second wordlines defining a drain portion of the active region between the first and second wordlines and first and second source portions of the active region at opposite ends of the active region. First and second memory storage elements may be respectively coupled to the first and second source portions of the active region, with the first and second wordlines being between portions of the respective first and second memory storage elements and the active region in a direction perpendicular to a surface of the substrate.Type: ApplicationFiled: May 13, 2009Publication date: September 3, 2009Inventors: Don-Hoon Goo, Han-Ku Cho, Joo-Tae Moon, Sang-Gyun Woo, Gi-Sung Yeo, Kyoung-Yun Baek
-
Publication number: 20090212344Abstract: Disclosed herein is a flash memory device in which the distribution of threshold voltage is significantly reduced and the durability is improved even though a floating gate has a micro- or nano-size length. It comprises a tunneling insulation film formed on a semiconductor substrate; a multilayer floating gate structure comprising a first thin storage electrode, a second thick storage electrode, and a third thin storage electrode, defined in that order on the tunneling insulation film; an interelectrode insulation film and a control electrode formed in that order on the floating gate structure; and a source/drain provided in the semiconductor substrate below the opposite sidewalls of the floating gate structure. The novel flash memory device can be readily fabricated at a high yield through a process compatible with a conventional one.Type: ApplicationFiled: April 21, 2006Publication date: August 27, 2009Applicant: KYUNGPOOK National University Industry Academy Cooperation FoundationInventor: Jong-ho Lee
-
Patent number: 7579631Abstract: A memory cell made of at least two electrodes with a controllably conductive media between the at least two electrodes is disclosed. The controllably conductive media includes a passive layer made of super ionic material and an active layer. When an external stimuli, such as an applied electric field, is imposed upon the first and second electrode, ions move and dope and/or de-dope the polymer. The applied external stimuli used to dope the polymer is larger than an applied external stimuli to operate the memory cell. The polymer functions as a variable breakdown characteristic diode with electrical characteristics which are a consequence of the doping degree. The memory element may have a current limited read signal. Methods of making the memory devices/cells, methods of using the memory devices/cells, and devices such as computers, hand-held electronic devices and memory devices containing the memory cell(s) are also disclosed.Type: GrantFiled: March 22, 2005Date of Patent: August 25, 2009Assignee: Spansion LLCInventors: David Gaun, Colin S. Bill, Swaroop Kaza
-
Publication number: 20090194764Abstract: A multi-layer storage node, resistive random access memory device and methods of manufacturing the same are provided. The resistive random access memory device includes a switching structure and a storage node connected to the switching structure. The storage node includes a lower electrode, a first layer, a second layer, and an upper electrode that may be sequentially stacked. The first layer may be formed on the lower electrode and includes at least one of oxygen (O), sulfur (S), selenium (Se), tellurium (Te) and combinations thereof. The second layer may be formed on the first layer and includes at least one of copper (Cu), silver (Ag) and combinations thereof. The second layer may be formed of a material having an oxidizing power less than that of the first layer. The upper electrode may be formed on the second layer.Type: ApplicationFiled: December 17, 2008Publication date: August 6, 2009Inventors: Jung-hyun Lee, Sang-jun Choi, Hyung-jin Bae
-
Publication number: 20090184353Abstract: To prevent two contacts that have different heights, share at least one interlayer insulating film and are disposed close to each other from being short-circuited to each other due to misalignment thereof, a semiconductor device according to the invention has a recess in an interlayer insulating film in which a first contact hiving a lower height, the recess being formed by the upper surface of the first contact, and a silicon nitride sidewall is formed in the recess to extend from the upper surface of the first contact and along the side surface of the recess.Type: ApplicationFiled: January 21, 2009Publication date: July 23, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Kazuo YAMAZAKI
-
Publication number: 20090179252Abstract: A flash memory device may include a lower tunnel insulation layer disposed on a substrate, an upper tunnel insulation layer disposed on the lower tunnel insulation layer, a floating gate disposed on the upper tunnel insulation layer, an intergate insulation layer disposed on the floating gate; and a control gate disposed on the intergate insulation layer.Type: ApplicationFiled: November 24, 2008Publication date: July 16, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-kweon Baek, Sang-ryol Yang, Si-young Choi, Bon-young Koo, Ki-hyun Hwang, Dong-kak Lee
-
Publication number: 20090174007Abstract: A semiconductor memory device comprising: a support substrate; an insulating film formed on the support substrate; a semiconductor film formed on the insulating film; a gate insulating film formed on the semiconductor film; a gate electrode film formed on the gate insulating film; and a source region and a drain region formed in the semiconductor film so as to sandwich the gate insulating film in a gate length direction, the source and drain regions contacting the insulating film at the bottom surface, and the semiconductor memory device storing data corresponding to the amount of charges accumulated in the semiconductor film surrounded by the insulating film, the gate insulating film, and the source and drain regions and electrically floated, wherein a border length between the source region and the gate insulating film contiguous to each other is different from a border length between the drain region and the gate insulating film to each other.Type: ApplicationFiled: December 19, 2008Publication date: July 9, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Jun NISHIMURA, Yoshiaki Asao
-
Publication number: 20090166708Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate, a select gate formed above the semiconductor substrate, a floating gate formed above the semiconductor substrate and an erase gate positioned lower than an upper surface of the floating gate, and opposite an edge of a lower surface of the floating gate.Type: ApplicationFiled: December 19, 2008Publication date: July 2, 2009Applicant: NEC Electronics CorporationInventor: Eiji Io
-
Publication number: 20090166705Abstract: In a nonvolatile semiconductor memory device, second conductivity type source and drain regions are formed separately from each other in a first conductivity type semiconductor region on a surface thereof. A second conductivity type semiconductor region is formed in the first conductivity type semiconductor region arranged between the source and drain regions and is formed separately from the source and drain regions. A first gate insulating film is formed on the semiconductor substrate arranged between the source and drain regions. A floating gate is formed on the first gate insulating film. An intermediate gate insulating film is formed on the floating gate. A control gate is formed on the floating gate over the intermediate gate insulating film.Type: ApplicationFiled: November 24, 2008Publication date: July 2, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Takamitsu ISHIHARA
-
Publication number: 20090159952Abstract: A method of fabricating a non-volatile memory integrated circuit device and a non-volatile memory integrated circuit device fabricated by using the method are provided. A device isolation region is formed in a substrate to define a cell array region and a peripheral circuit region. A plurality of first and second pre-stacked gate structures is formed in the cell array region, and each has a structure in which a lower structure, a conductive pattern and a first sacrificial layer pattern are stacked. Junction regions are formed in the cell array region. Spacers are formed on side walls of the first and second pre-stacked gate structures. A second sacrificial layer pattern filling each space between the second pre-stacked gate structures is formed. The first sacrificial layer pattern is removed from each of the first and second pre-stacked gate structures.Type: ApplicationFiled: March 4, 2009Publication date: June 25, 2009Inventors: Byoung-ho KWON, Chang-ki Hong, Bo-un Yoon, Jun-yong Kim
-
Publication number: 20090152610Abstract: This disclosure concerns a semiconductor memory device including bit lines; word lines; semiconductor layers arranged to correspond to crosspoints of the bit lines and the word lines; bit line contacts connecting between a first surface region and the bit lines, the first surface region being a part of a surface region of the semiconductor layers directed to the word lines and the bit lines; and a word-line insulating film formed on a second surface region adjacent to the first surface region, the second surface region being a part of out of the surface region, the word-line insulating film electrically insulating the semiconductor layer and the word line, wherein the semiconductor layer, the word line and the word-line insulating film form a capacitor, and when a potential difference is given between the word line and the bit line, the word-line insulating film is broken in order to store data.Type: ApplicationFiled: December 11, 2008Publication date: June 18, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshihiro Minami, Ryo Fukuda, Takeshi Hamamoto
-
Publication number: 20090152620Abstract: The use of atomic layer deposition (ALD) to form a nanolaminate dielectric of gadolinium oxide (Gd2O3) and scandium oxide (Sc2O3) acting as a single dielectric layer with a formula of GdScO3, and a method of fabricating such a dielectric layer, is described that produces a reliable structure with a high dielectric constant (high k) for use in a variety of electronic devices. The dielectric structure is formed by depositing gadolinium oxide by atomic layer deposition onto a substrate surface using precursor chemicals, followed by depositing scandium oxide onto the substrate using precursor chemicals, and repeating to form the thin laminate structure. Such a dielectric may be used as gate insulator of a MOSFET, a capacitor dielectric in a DRAM, as tunnel gate insulators in flash memories, or as a NROM dielectric, because the high dielectric constant (high k) of the film provides the functionality of a much thinner silicon dioxide film.Type: ApplicationFiled: February 17, 2009Publication date: June 18, 2009Inventors: Kie Y. Ahn, Leonard Forbes
-
Publication number: 20090146214Abstract: A method for manufacturing a cell of a non-volatile electrically erasable and programmable memory including a dual-gate MOS transistor. The method includes the steps of providing a semiconductor substrate covered with an insulating layer including a thinned down portion and having a first surface common with the substrate and a second surface opposite to the first surface; and incorporating nitrogen at the level of the second surface, whereby the maximum nitrogen concentration is closer to the second surface than to the first surface.Type: ApplicationFiled: December 2, 2008Publication date: June 11, 2009Applicant: STMICROELECTRONICS (ROUSSET) SASInventor: Pascal FORNARA
-
Publication number: 20090140306Abstract: There is formed a gate electrode (word line) via a gate insulating film on a semiconductor substrate, the gate electrode extending in the direction inclining at an angle of approximately 45 degrees to the extending direction of an element region. The element region is divided into three portions by the two gate electrodes. In each element region portion, two MOS transistors are provided. A bit line is connected to a W plug provided in the central region portion and lower electrodes of two ferroelectric capacitors are connected to other W plugs provided in both end region portions. The extending direction of the bit line inclines approximately 45 degrees to the extending direction of the element region.Type: ApplicationFiled: December 17, 2008Publication date: June 4, 2009Applicant: FUJITSU LIMITEDInventor: Takashi Ando
-
Publication number: 20090140318Abstract: In a nonvolatile memory, the tunnel dielectric (150) has a surface in physical contact with the charge trapping dielectric (160) and also has a surface in physical contact with a semiconductor region providing the active area (120, 130, 140). Under the vacuum level, the bottom edge of the conduction band of the tunnel dielectric (150) is higher at the surface contacting the charge-trapping dielectric (160) than at the surface contacting the active area.Type: ApplicationFiled: December 3, 2007Publication date: June 4, 2009Inventor: Zhong Dong
-
Publication number: 20090134447Abstract: A flash memory device, and a manufacturing method thereof, having advantages of protecting sidewalls of a floating gate and a control gate and preventing a recess of an active area of a source region are provided. The method includes forming a tunneling oxide layer on an active region of a semiconductor substrate, forming a floating gate, a gate insulation layer, and a control gate on the tunneling oxide layer, forming insulation sidewall spacers on sides of the floating gate and the control gate, and removing at least portions of the tunneling oxide layer and the device isolation layer so as to expose the active region.Type: ApplicationFiled: January 29, 2009Publication date: May 28, 2009Inventor: Yeong-Sil KIM
-
Publication number: 20090134446Abstract: A semiconductor device includes a tunnel insulating film formed on a semiconductor substrate, a floating gate electrode formed on the tunnel insulating film, an inter-electrode insulating film formed on the floating gate electrode, and a control gate electrode formed on the inter-electrode insulating film, wherein the inter-electrode insulating film includes a main insulating film and a plurality of nano-particles in the main insulating film.Type: ApplicationFiled: November 21, 2008Publication date: May 28, 2009Inventors: Katsuyuki SEKINE, Yoshio OZAWA, Hiroaki TSUNODA
-
Publication number: 20090134448Abstract: Example embodiments provide a non-volatile semiconductor memory device and method of forming the same. The non-volatile memory device may include a tunnel insulation layer on a semiconductor substrate, a charge storage layer on the tunnel insulation layer, a first blocking insulation layer on the charge storage layer, and a gate electrode on the first blocking insulation layer, wherein the gate electrode includes aluminum and the first blocking insulation layer does not include aluminum.Type: ApplicationFiled: September 5, 2008Publication date: May 28, 2009Inventors: Taek-Soo Jeon, Si-Young Choi, In-Sang Jeon, Sang-Bom Kang, Si-Hyung Lee, Seung-Hoon Hong
-
Publication number: 20090134445Abstract: A semiconductor device with a dielectric structure and a method for fabricating the same are provided. A capacitor in the semiconductor device includes: a bottom electrode formed on a substrate; a first dielectric layer made of titanium dioxide (TiO2) in rutile phase and formed on the bottom electrode; and an upper electrode formed on the first dielectric layer.Type: ApplicationFiled: January 26, 2009Publication date: May 28, 2009Inventors: Ki-Seon Park, Jae-Sung Roh