With Both Emitter And Collector Contacts In Same Substrate Side (epo) Patents (Class 257/E29.199)
-
Patent number: 9018049Abstract: A method for manufacturing an IGBT includes: forming oxide layers on the surfaces of the front and the back of an N-type substrate; forming a buffer layer in the surface of the back of the N-type substrate; forming protection layers on the surfaces of the oxide layers; removing the protection layer and the oxide layer overlying the front of the N-type substrate while reserving the oxide layer and the protection layer on the back of the N-type substrate for protection of the back of the N-type substrate; forming a front IGBT structure and applying a protection film on the surface of the front IGBT structure for protection of the front IGBT structure; removing the protection layer and the oxide layer overlying the back of the N-type substrate; forming a back IGBT structure and a back metal layer; and removing the protection film overlying the surface of the front IGBT structure.Type: GrantFiled: November 29, 2013Date of Patent: April 28, 2015Assignees: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.Inventor: Guangran Pan
-
Patent number: 8569170Abstract: It is an object of the present invention to obtain a transistor with a high ON current including a silicide layer without increasing the number of steps. A semiconductor device comprising the transistor includes a first region in which a thickness is increased from an edge on a channel formation region side and a second region in which a thickness is more uniform than that of the first region. The first and second region are separated by a line which is perpendicular to a horizontal line and passes through a point where a line, which passes through the edge of the silicide layer and forms an angle ? (0°<?<45°) with the horizontal line, intersects with an interface between the silicide layer and an impurity region, and the thickness of the second region to a thickness of a silicon film is 0.6 or more.Type: GrantFiled: December 14, 2009Date of Patent: October 29, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi Godo, Hajime Tokunaga
-
Patent number: 8546908Abstract: A semiconductor amplifier is provided comprising, a substrate and one or more unit amplifying cells (UACs) formed on the substrate, wherein each UAC is laterally surrounded by a first lateral dielectric filled trench (DFT) isolation wall extending at least to the substrate and multiple UACs are surrounded by a second lateral DFT isolation wall of similar depth outside the first isolation walls, and further semiconductor regions lying between the first isolation walls when two or more unit cells are present, and/or lying between the first and second isolation walls, are electrically floating with respect to the substrate. This reduces the parasitic capacitance of the amplifying cells and improves the power added efficiency. Excessive leakage between buried layer contacts when using high resistivity substrates is avoided by providing a further semiconductor layer of intermediate doping between the substrate and the buried layer contacts.Type: GrantFiled: June 14, 2011Date of Patent: October 1, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Dragan Zupac, Brian D. Griesbach, Theresa M. Keller, Joel M. Keys, Sandra J. Wipf, Evan F. Yu
-
Publication number: 20120256230Abstract: A power device with trenched gate structure, includes: a substrate having a first face and a second face opposing to the first face, a body region of a first conductivity type disposed in the substrate, a base region of a second conductivity type disposed in the body region, a cathode region of the first conductivity type disposed in the base region, an anode region of the second conductivity type disposed in the substrate at the second face a trench disposed in the substrate and extending from the first face into the body region, and the cathode region encompassing the trench, wherein the trench has a wavelike sidewall, a gate structure disposed in the trench and an accumulation region disposed in the body region and along the wavelike sidewall. The wavelike sidewall can increase the base current of the bipolar transistor and increase the performance of the IGBT.Type: ApplicationFiled: April 7, 2011Publication date: October 11, 2012Inventors: Tieh-Chiang Wu, Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 8242537Abstract: An IGBT with a fast reverse recovery time rectifier includes an N-type drift epitaxial layer, a gate, a gate insulating layer, a P-type doped base region, an N-type doped source region, a P-type doped contact region, and a P-type lightly doped region. The P-type doped base region is disposed in the N-type drift epitaxial layer, and the P-type doped contact region is disposed in the N-type drift epitaxial layer. The P-type lightly doped region is disposed between the P-type contact doped region and the N-type drift epitaxial layer, and is in contact with the N-type drift epitaxial layer.Type: GrantFiled: November 10, 2009Date of Patent: August 14, 2012Assignee: Anpec Electronics CorporationInventors: Wei-Chieh Lin, Jen-Hao Yeh, Ho-Tai Chen
-
Patent number: 8232623Abstract: A conventional semiconductor device has a problem that, when a vertical PNP transistor as a power semiconductor element is used in a saturation region, a leakage current into a substrate is generated. In a semiconductor device of the present invention, two P type diffusion layers as a collector region are formed around an N type diffusion layer as a base region. One of the P type diffusion layers is formed to have a lower impurity concentration and a narrower diffusion width than the other P type diffusion layer. In this structure, when a vertical PNP transistor is turned on, a region where the former P type diffusion layer is formed mainly serves as a parasite current path. Thus, a parasitic transistor constituted of a substrate, an N type buried layer and a P type buried layer is prevented from turning on, and a leakage current into the substrate is prevented.Type: GrantFiled: December 12, 2008Date of Patent: July 31, 2012Inventors: Keiji Mita, Masao Takahashi, Takao Arai
-
Patent number: 8212282Abstract: A power supply device is disclosed that is able to satisfy the power requirements of a device in service and has high efficiency. The power supply device includes a first power supply; a voltage step-up unit that steps up an output voltage of the first power supply; a voltage step-down unit that steps down an output voltage of the voltage step-up unit; and a load that is driven to operate by an output voltage of the voltage step-down unit. The voltage step-up unit steps up the output voltage of the first power supply to a lower limit of an operating voltage of the voltage step-down unit.Type: GrantFiled: September 24, 2010Date of Patent: July 3, 2012Assignee: Ricoh Company, Ltd.Inventors: Masaya Ohtsuka, Yoshinori Ueda
-
Publication number: 20120056241Abstract: A semiconductor device includes a drift layer, a base layer on the drift layer, and trench gate structures. Each trench gate structure includes a trench reaching the drift layer by penetrating the base layer, a gate insulation layer on a wall surface of the trench, and a gate electrode on the gate insulation layer. A bottom portion of the trench gate structure is located in the drift layer and expands in a predetermined direction so that a distance between the bottom portions of adjacent trench gate structures is less than a distance between opening portions of adjacent trench gate structures in the direction. A thickness of the gate insulation layer is greater in the bottom portion than in the opening portion.Type: ApplicationFiled: September 6, 2011Publication date: March 8, 2012Applicant: DENSO CORPORATIONInventors: Masakiyo SUMITOMO, Yasushi Higuchi, Shigemitsu Fukatsu
-
Publication number: 20120007139Abstract: The present teachings provides a bipolar semiconductor device comprising: a main cell region consisting of a trench gate type element region; and a sense cell region including a planar gate type element region.Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Hiroaki TANAKA
-
Patent number: 8063418Abstract: In a high-voltage semiconductor switching element, in addition to a first emitter region that is necessary for switching operations, a second emitter region, which is electrically connected with the first emitter region through a detection resistor in current detection means and is electrically connected with the current detection means, is formed. No emitter electrode is formed on the second emitter region, while an emitter electrode is formed on a part of a base region that is adjacent to the second emitter region.Type: GrantFiled: September 20, 2010Date of Patent: November 22, 2011Assignee: Panasonic CorporationInventors: Hiroto Yamagiwa, Takashi Saji, Saichiro Kaneko
-
Publication number: 20110169047Abstract: A structure of power semiconductor device integrated with clamp diodes having separated gate metal pad is disclosed. The separated gate metal pads are wire bonded together on the gate lead frame. This improved structure can prevent the degradation of breakdown voltage due to electric field in termination region blocked by polysilicon or gate metal.Type: ApplicationFiled: March 24, 2011Publication date: July 14, 2011Applicant: FORCE MOS TECHNOLOGY CO., LTD.Inventor: Fu-Yuan HSIEH
-
Patent number: 7932538Abstract: According to embodiments, an insulated gate bipolar transistor (IGBT) may include a first conductive type collector ion implantation area, formed within a substrate, second conductive type first buffer layers, formed over the collector ion implantation area and each including a first segment buffer layer and a second segment buffer layer, a first conductive type poly layer formed from a surface of the substrate to the collector ion implantation area, the first conductive type poly layer having a contact structure, a second buffer layer of the second conductive type, formed in the substrate area next to the first conductive type poly layer. According to embodiments, a segment buffer layer may have different concentrations according areas. Accordingly, amounts of hole currents injected through the buffer layers may differ according to areas.Type: GrantFiled: December 26, 2008Date of Patent: April 26, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Sang-Yong Lee
-
Publication number: 20110006340Abstract: In a high-voltage semiconductor switching element, in addition to a first emitter region that is necessary for switching operations, a second emitter region, which is electrically connected with the first emitter region through a detection resistor in current detection means and is electrically connected with the current detection means, is formed. No emitter electrode is formed on the second emitter region, while an emitter electrode is formed on a part of a base region that is adjacent to the second emitter region.Type: ApplicationFiled: September 20, 2010Publication date: January 13, 2011Applicant: PANASONIC CORPORATIONInventors: Hiroto Yamagiwa, Takashi Saji, Saichiro Kaneko
-
Patent number: 7842967Abstract: A power supply device is disclosed that is able to satisfy the power requirements of a device in service and has high efficiency. The power supply device includes a first power supply; a voltage step-up unit that steps up an output voltage of the first power supply; a voltage step-down unit that steps down an output voltage of the voltage step-up unit; and a load that is driven to operate by an output voltage of the voltage step-down unit. The voltage step-up unit steps up the output voltage of the first power supply to a lower limit of an operating voltage of the voltage step-down unit.Type: GrantFiled: June 8, 2007Date of Patent: November 30, 2010Assignee: Ricoh Company, Ltd.Inventors: Masaya Ohtsuka, Yoshinori Ueda
-
Patent number: 7800183Abstract: A semiconductor device includes a substrate of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, a collector region of the second conductivity type, a trench gate, which is formed in a trench via a gate insulation film, an electrically conductive layer, which is formed within a contact trench that is formed through the source region, a source electrode, which is in contact with the electrically conductive layer and the source region, and a latch-up suppression region of the second conductivity type, which is formed within the base region, in contact with the electrically conductive layer, and higher in impurity concentration than the base region. The distance between the gate insulation film and the latch-up suppression region is not less than the maximum width of a depletion layer that is formed in the base layer by the trench gate.Type: GrantFiled: May 12, 2009Date of Patent: September 21, 2010Assignee: Mitsubishi Electric CorporationInventors: Takahiro Okuno, Shigeru Kusunoki
-
Patent number: 7759696Abstract: A high-breakdown voltage semiconductor switching device includes a resurf region of a second conductivity type; a base region of a first conductivity type formed to be adjacent to the resurf region; an emitter/source region of the second conductivity type formed in the base region to be spaced from the resurf region; a gate electrode formed to cover a portion of the emitter/source region and a portion of the resurf region; a drain region of the second conductivity type formed in the resurf region to be spaced from the base region; and a collector region of the first conductivity type formed in the resurf region to be spaced from the base region. Furthermore, it includes an electrode connected to the collector region and the drain region and an electrode connected to the base region and the emitter/source region.Type: GrantFiled: October 18, 2006Date of Patent: July 20, 2010Assignee: Panasonic CorporationInventors: Saichirou Kaneko, Tetsuji Yamashita, Toshihiko Uno
-
Patent number: 7709931Abstract: An IGBT is disclosed which has a set of inside trenches and an outside trench formed in its semiconductor substrate. The substrate has emitter regions adjacent the trenches, a p-type base region adjacent the emitter regions and trenches, and an n-type base region comprising a first and a second subregion contiguous to each other. The first subregion of the n-type base region is contiguous to the inside trenches whereas the second subregion, less in impurity concentration than the first, is disposed adjacent the outside trench. Breakdown is easier to occur than heretofore adjacent the inside trenches, saving the device from destruction through mitigation of a concentrated current flow adjacent the outside trench.Type: GrantFiled: June 13, 2008Date of Patent: May 4, 2010Assignee: Sanken Electric Co., Ltd.Inventor: Katsuyuki Torii
-
Publication number: 20090294798Abstract: A bipolar device includes: an emitter of a first polarity type constructed on a semiconductor substrate; a collector of the first polarity type constructed on the semiconductor substrate; a gate pattern in a mesh configuration defining the emitter and the collector; an intrinsic base of a second polarity type underlying the gate pattern; and an extrinsic base constructed atop the gate pattern and coupled with the intrinsic base, for functioning together with the intrinsic base as a base of the bipolar device.Type: ApplicationFiled: October 22, 2008Publication date: December 3, 2009Inventors: Shine Chung, Fu-Lung Hsueh
-
Publication number: 20090206364Abstract: According to embodiments, an insulated gate bipolar transistor (IGBT) may include a first conductive type collector ion implantation area, formed within a substrate, second conductive type first buffer layers, formed over the collector ion implantation area and each including a first segment buffer layer and a second segment buffer layer, a first conductive type poly layer formed from a surface of the substrate to the collector ion implantation area, the first conductive type poly layer having a contact structure, a second buffer layer of the second conductive type, formed in the substrate area next to the first conductive type poly layer. According to embodiments, a segment buffer layer may have different concentrations according areas. Accordingly, amounts of hole currents injected through the buffer layers may differ according to areas.Type: ApplicationFiled: December 26, 2008Publication date: August 20, 2009Inventor: Sang-Yong Lee
-
Patent number: 7566947Abstract: Disclosed is a semiconductor device with a bipolar transistor and method of fabricating the same. The device may include a collector region in a semiconductor substrate. A base pattern may be disposed on the collector region. A hard mask pattern may be disposed on the base pattern. The hard mask pattern may include a buffering insulation pattern and a flatness stopping pattern stacked in sequence. An emitter electrode may be disposed in a hole that locally exposes the base pattern, penetrating the hard mask pattern. A base electrode may contact an outer sidewall of the hard mask pattern and may be disposed on the base pattern. The flatness stopping pattern may contain an insulative material with etching selectivity to the buffering insulation pattern, the emitter electrode, and the base electrode.Type: GrantFiled: December 29, 2006Date of Patent: July 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Bong-Gil Yang
-
Patent number: 7560797Abstract: In a semiconductor device of the present invention, two epitaxial layers are formed on a P type single crystal silicon substrate. One of the epitaxial layers has an impurity concentration higher than that of the other epitaxial layer. The epitaxial layers are divided into a plurality of element formation regions by isolation regions. In one of the element formation regions, an NPN transistor is formed. Moreover, between a P type diffusion layer, which is used as a base region of the NPN transistor, and a P type isolation region, an N type diffusion layer is formed. Use of this structure makes it hard for a short-circuit to occur between the base region and the isolation region. Thus, the breakdown voltage characteristics of the NPN transistor can be improved.Type: GrantFiled: December 8, 2006Date of Patent: July 14, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Mitsuru Soma, Hirotsugu Hata, Minoru Akaishi
-
Publication number: 20080315250Abstract: A trench-type insulated-gate semiconductor device is disclosed that includes unit cells having a trench gate structure that are scattered uniformly throughout the active region of the device. The impurity concentration in the portion of a p-type base region, sandwiched between an n+-type emitter region and an n-type drift layer and in contact with a gate electrode formed in the trench via a gate insulator film, is the lowest in the portion thereof sandwiched between the bottom plane of n+-type emitter regions and the bottom plane of p-type base region and parallel to the major surface of a silicon substrate. The trench-type insulate-gate semiconductor device according to the invention minimizes the variation of the gate threshold voltage.Type: ApplicationFiled: May 16, 2008Publication date: December 25, 2008Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventor: Yuichi ONOZAWA
-
Patent number: 7449410Abstract: The invention included to methods of forming CoSi2, methods of forming field effect transistors, and methods of forming conductive contacts. In one implementation, a method of forming CoSi2 includes forming a substantially amorphous layer comprising MSix over a silicon-containing substrate, where “M” comprises at least some metal other than cobalt. A layer comprising cobalt is deposited over the substantially amorphous MSix-comprising layer. The substrate is annealed effective to diffuse cobalt of the cobalt-comprising layer through the substantially amorphous MSix-comprising layer and combine with silicon of the silicon-containing substrate to form CoSi2 beneath the substantially amorphous MSix-comprising layer. Other aspects and implementations are contemplated.Type: GrantFiled: August 2, 2005Date of Patent: November 11, 2008Assignee: Micron Technology, Inc.Inventor: Yongjun Jeff Hu
-
Publication number: 20080237631Abstract: In a high breakdown voltage semiconductor element among elements integrated together on an SOI substrate in which its rated voltage is shared between an embedded oxide layer and a drain region formed by an element active layer, both high integration and high breakdown voltage are realized while also securing suitability for practical implementation and practical use. The high breakdown voltage is realized without hampering size reduction of the element by forming an electrically floating layer of a conductivity type opposite to that of the drain region at the surface of the drain region. Further, the thickness of the embedded oxide layer is reduced to a level suitable for the practical implementation and practical use by setting the thickness of the element active layer of the SOI substrate at 30 ?m or more.Type: ApplicationFiled: February 8, 2008Publication date: October 2, 2008Inventor: Atsuo WATANABE
-
Patent number: 7233031Abstract: A vertical power semiconductor component, e.g. a diode or an IGBT, in which there are formed, on the rear side of a substrate, a rear side emitter or a cathode emitter and, over that, a rear side metal layer that at least partly covers the latter, is defined by the fact that, in the edge region of the component, provision is made of injection attenuation means for reducing the charge carrier injection from the rear side emitter or the cathode emitter into said edge section.Type: GrantFiled: July 7, 2004Date of Patent: June 19, 2007Assignee: Infineon Technologies AGInventors: Anton Mauder, Holger Rüthing, Gerhard Miller, Hans Joachim Schulze, Josef Georg Bauer, Elmar Falck