With Confinement Of Carriers By At Least Two Heterojunctions (e.g., Dhhemt, Quantum Well Hemt, Dhmodfet) (epo) Patents (Class 257/E29.248)
-
Patent number: 9035357Abstract: An HEMT includes, on an SiC substrate, a compound semiconductor layer, a silicon nitride (SiN) protective film having an opening and covering the compound semiconductor layer, and a gate electrode formed on the compound semiconductor layer so as to plug the opening. In the protective film, a projecting portion projecting from a side surface of the opening is formed at a lower layer portion 6a.Type: GrantFiled: March 10, 2014Date of Patent: May 19, 2015Assignee: FUJITSU LIMITEDInventors: Kozo Makiyama, Naoya Okamoto, Toshihiro Ohki, Yuichi Minoura, Shirou Ozaki, Toyoo Miyajima
-
Patent number: 9000485Abstract: An electrode structure, a GaN-based semiconductor device including the electrode structure, and methods of manufacturing the same, may include a GaN-based semiconductor layer and an electrode structure on the GaN-based semiconductor layer. The electrode structure may include an electrode element including a conductive material and a diffusion layer between the electrode element and the GaN-based semiconductor layer. The diffusion layer may include a material which is an n-type dopant with respect to the GaN-based semiconductor layer, and the diffusion layer may contact the GaN-based semiconductor layer. A region of the GaN-based semiconductor layer contacting the diffusion layer may be doped with the n-type dopant. The material of the diffusion layer may comprise a Group 4 element.Type: GrantFiled: June 6, 2012Date of Patent: April 7, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-yub Lee, Wenxu Xianyu, Chang-youl Moon, Yong-young Park, Woo-young Yang, In-jun Hwang
-
Patent number: 8981429Abstract: The present invention discloses a high electron mobility transistor (HEMT) and a manufacturing method thereof. The HEMT device includes: a substrate, a first gallium nitride (GaN) layer; a P-type GaN layer, a second GaN layer, a barrier layer, a gate, a source, and a drain. The first GaN layer is formed on the substrate, and has a stepped contour from a cross-section view. The P-type GaN layer is formed on an upper step surface of the stepped contour, and has a vertical sidewall. The second GaN layer is formed on the P-type GaN layer. The barrier layer is formed on the second GaN layer. two dimensional electron gas regions are formed at junctions between the barrier layer and the first and second GaN layers. The gate is formed on an outer side of the vertical sidewall.Type: GrantFiled: May 20, 2013Date of Patent: March 17, 2015Assignee: Richtek Technology Corporation, R.O.C.Inventors: Chih-Fang Huang, Po-Chin Peng, Tsung-Chieh Hsiao, Ya-Hsien Liu, K. C. Chang, Hung-Der Su, Chien-Wei Chiu, Tsung-Yi Huang, Tsung-Yu Yang, Ting-Fu Chang
-
Patent number: 8969919Abstract: A field-effect transistor includes a carrier transport layer made of nitride semiconductor, a gate electrode having first and second sidewall surfaces on first and second sides, respectively, an insulating film formed directly on the gate electrode to cover at least one of the first and second sidewall surfaces, first and second ohmic electrodes formed on the first and second sides, respectively, a passivation film including a first portion extending from the first ohmic electrode toward the gate electrode to cover a surface area between the first ohmic electrode and the gate electrode and a second portion extending from the second ohmic electrode toward the gate electrode to cover a surface area between the second ohmic electrode and the gate electrode, wherein the insulating film is in direct contact with at least the first and second passivation film portions, and has a composition different from that of the passivation film.Type: GrantFiled: December 6, 2011Date of Patent: March 3, 2015Assignee: Fujitsu LimitedInventors: Toshihiro Ohki, Naoya Okamoto
-
Patent number: 8941149Abstract: A semiconductor device includes: a first semiconductor layer formed on a substrate and formed of a nitride-based semiconductor; a second semiconductor layer formed on a surface of the first semiconductor layer and formed of a nitride-based semiconductor having a wider band-gap than the first semiconductor layer; first and second electrodes formed on a surface of the second semiconductor layer; an inter-electrode insulator film that is formed between the first and second electrodes on the surface of the second semiconductor layer; and a dielectric constant adjustment layer formed on the inter-electrode insulator film and formed of an electric insulator. The first electrode has a field plate portion formed so as to ride on the inter-electrode insulator film, and the dielectric constant adjustment layer has a first layer that contacts a lateral end portion of the field plate portion and a second layer formed on the first layer.Type: GrantFiled: July 10, 2013Date of Patent: January 27, 2015Assignee: Furukawa Electric Co., Ltd.Inventors: Jiang Li, Keishi Takaki, Ryosuke Tamura, Yoshihiro Ikura
-
Patent number: 8907378Abstract: A device includes a source and a drain for transmitting and receiving an electronic charge. The device also includes a first stack and a second stack for providing at least part of a conduction path between the source and the drain, wherein the first stack includes a first gallium nitride (GaN) layer of a first polarity, and the second stack includes a second gallium nitride (GaN) layer of the second polarity, and wherein the first polarity is different from the second polarity. At least one gate operatively connected to at least the first stack for controlling a conduction of the electronic charge, such that, during an operation of the device, the conduction path includes a first two-dimensional electron gas (2DEG) channel formed in the first GaN layer and a second 2DEG channel formed in the second GaN layer.Type: GrantFiled: March 15, 2013Date of Patent: December 9, 2014Assignee: Mitsubishi Electric Research Laboratories, Inc.Inventors: Koon Hoo Teo, Peijie Feng, Rui Ma
-
Patent number: 8866190Abstract: A semiconductor device that includes one semiconductor device formed in one semiconductor material and a second semiconductor device formed in another semiconductor material on a common substrate, and a method of fabricating the semiconductor device.Type: GrantFiled: June 14, 2006Date of Patent: October 21, 2014Assignee: International Rectifler CorporationInventor: Mike Briere
-
Patent number: 8748244Abstract: The present invention relates to fabrication of enhancement mode and depletion mode High Electron Mobility Field Effect Transistors on the same die separated by as little as 10 nm. The fabrication method uses selective decomposition and selective regrowth of the Barrier layer and the Cap layer to engineer the bandgap of a region on a die to form an enhancement mode region. In these regions zero or more devices may be fabricated.Type: GrantFiled: April 26, 2012Date of Patent: June 10, 2014Assignee: HRL Laboratories, LLCInventors: Andrea Corrion, Miroslav Micovic, Keisuke Shinohara, Peter J Willadsen, Shawn D Burnham, Hooman Kazemi, Paul B Hashimoto
-
Patent number: 8674407Abstract: The present invention provides a semiconductor device having such a structure formed by sequentially laminating a lower barrier layer composed of lattice-relaxed AlxGa1-xN (0?x?1), a channel layer composed of InyGa1-yN (0?y?1) with compressive strain and a contact layer composed of AlzGa1-zN (0?z?1), wherein a two-dimensional electron gas is produced in the vicinity of an interface of said InyGa1-yN channel layer with said AlzGa1-zN contact layer; a gate electrode is formed so as to be embedded in the recessed portion with intervention of an insulating film, which recessed portion is formed by removing a part of said AlzGa1-zN contact layer by etching it away until said InyGa1-yN channel layer is exposed; and, ohmic electrodes are formed on the AlzGa1-zN contact layer. Thus, the semiconductor device has superior uniformity and reproducibility of the threshold voltage while maintaining a low gate leakage current, and is also applicable to the enhancement mode type.Type: GrantFiled: March 12, 2009Date of Patent: March 18, 2014Assignee: Renesas Electronics CorporationInventors: Yuji Ando, Yasuhiro Okamoto, Kazuki Ota, Takashi Inoue, Tatsuo Nakayama, Hironobu Miyamoto
-
Patent number: 8653558Abstract: In some embodiments, a metal insulator semiconductor heterostructure field effect transistor (MISHFET) is disclosed that has a source, a drain, an insulation layer, a gate dielectric, and a gate. The source and drain are on opposing sides of a channel region of a channel layer. The channel region is an upper portion of the channel layer. The channel layer comprises gallium nitride. The insulation layer is over the channel layer and has a first portion and a second portion. The first portion is nearer the drain than the source and has a first thickness. The second portion is nearer the source than drain and has the first thickness. The insulation layer has an opening through the insulation layer. The opening is between the first portion and the second portion.Type: GrantFiled: October 14, 2011Date of Patent: February 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Jenn Hwa Huang, Weixiao Huang
-
Patent number: 8633518Abstract: Enhancement mode III-nitride devices are described. The 2DEG is depleted in the gate region so that the device is unable to conduct current when no bias is applied at the gate. Both gallium face and nitride face devices formed as enhancement mode devices.Type: GrantFiled: December 21, 2012Date of Patent: January 21, 2014Assignee: Transphorm Inc.Inventors: Chang Soo Suh, Umesh Mishra
-
Patent number: 8633470Abstract: Embodiments of the present disclosure describe techniques and configurations to impart strain to integrated circuit devices such as horizontal field effect transistors. An integrated circuit device includes a semiconductor substrate, a first barrier layer coupled with the semiconductor substrate, a quantum well channel coupled to the first barrier layer, the quantum well channel comprising a first material having a first lattice constant, and a source structure coupled to the quantum well channel, the source structure comprising a second material having a second lattice constant, wherein the second lattice constant is different than the first lattice constant to impart a strain on the quantum well channel. Other embodiments may be described and/or claimed.Type: GrantFiled: December 23, 2009Date of Patent: January 21, 2014Assignee: Intel CorporationInventors: Marko Radosavljevic, Gilbert Dewey, Niloy Mukherjee, Ravi Pillarisetty
-
Patent number: 8581300Abstract: An embodiment of a compound semiconductor device includes: a substrate; an electron channel layer and an electron supply layer formed over the substrate; a gate electrode, a source electrode and a drain electrode formed on or above the electron supply layer; and a p-type semiconductor layer formed between the electron supply layer and the gate electrode. The p-type semiconductor layer contains, as a p-type impurity, an element same as that being contained in at least either of the electron channel layer and the electron supply layer.Type: GrantFiled: July 11, 2012Date of Patent: November 12, 2013Assignee: Fujitsu LimitedInventor: Atsushi Yamada
-
Patent number: 8558285Abstract: A method for fabricating an electronic device, comprising wafer bonding a first semiconductor material to a III-nitride semiconductor, at a temperature below 550° C., to form a device quality heterojunction between the first semiconductor material and the III-nitride semiconductor, wherein the first semiconductor material is different from the III-nitride semiconductor and is selected for superior properties, or preferred integration or fabrication characteristics in the injector region as compared to the III-nitride semiconductor.Type: GrantFiled: March 23, 2011Date of Patent: October 15, 2013Assignee: The Regents of the University of CaliforniaInventors: Umesh K. Mishra, Lee S. McCarthy
-
Patent number: 8525227Abstract: There is provided a semiconductor device including a base substrate; a semiconductor layer formed on the base substrate and having a mesa protrusion including a receiving groove; a source electrode and a drain electrode disposed to be spaced apart from each other on the semiconductor layer, the source electrode having a source leg and the drain electrode having a drain leg; and a gate electrode insulated from the source electrode and the drain electrode and having a recess part received into the receiving groove. The mesa protrusion has a superlattice structure including at least one trench at an interface between the mesa protrusion and the source electrode and between the mesa protrusion and the drain electrode, respectively, and the source leg and the drain leg are received in the trench.Type: GrantFiled: December 9, 2010Date of Patent: September 3, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Ki Yeol Park, Young Hwan Park, Jung Hee Lee
-
Patent number: 8507329Abstract: A compound semiconductor device is provided with a substrate, an AlN layer formed over the substrate, an AlGaN layer formed over the AlN layer and larger in electron affinity than the AlN layer, another AlGaN layer formed over the AlGaN layer and smaller in electron affinity than the AlGaN layer. Furthermore, there are provided an i-GaN layer formed over the latter AlGaN layer, and an i-AlGaN layer and an n-AlGaN layer formed over the i-GaN layer.Type: GrantFiled: August 22, 2012Date of Patent: August 13, 2013Assignee: Fujitsu LimitedInventors: Toshihide Kikkawa, Kenji Imanishi
-
Patent number: 8421122Abstract: A monolithic high power radio frequency switch includes a substrate, and first and second gallium nitride high electron mobility transistors on the substrate. Each of the first and second gallium nitride high electron mobility transistors includes a respective source, drain and gate terminal. The source terminal of the first gallium nitride high electron mobility transistor is coupled to the drain terminal of the second gallium nitride high electron mobility transistor, and the source terminal of the second gallium nitride high electron mobility transistor is coupled to ground. An RF input pad is coupled to the drain terminal of the first second gallium nitride high electron mobility transistor, an RF output pad is coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor, and a control pad is coupled to the gate of the first gallium nitride high electron mobility transistor.Type: GrantFiled: May 18, 2011Date of Patent: April 16, 2013Assignee: Cree, Inc.Inventors: Thomas J. Smith, Jr., Matthew Wills, Saptharishi Sriram
-
Patent number: 8384130Abstract: Provided is a nitride semiconductor device including: a nitride semiconductor layer over a substrate wherein the nitride semiconductor has a two-dimensional electron gas (2DEG) channel inside; a drain electrode in ohmic contact with the nitride semiconductor layer; a source electrode spaced apart from the drain electrode, in Schottky contact with the nitride semiconductor layer, and having an ohmic pattern in ohmic contact with the nitride semiconductor layer inside; a dielectric layer formed on the nitride semiconductor layer between the drain electrode and the source electrode and on at least a portion of the source electrode; and a gate electrode disposed on the dielectric layer to be spaced apart from the drain electrode, wherein a portion of the gate electrode is formed over a drain-side edge portion of the source electrode with the dielectric layer interposed therebetween, and a manufacturing method thereof.Type: GrantFiled: August 3, 2011Date of Patent: February 26, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Ki Yeol Park, Young Hwan Park
-
Patent number: 8350296Abstract: An enhancement mode III-Nitride device has a floating gate spaced from a drain electrode which is programmed by charges injected into the floating gate to form a permanent depletion region which interrupts the 2-DEG layer beneath the floating gate. A conventional gate is formed atop the floating gate and is insulated therefrom by a further dielectric layer. The device is a normally off E mode device and is turned on by applying a positive voltage to the floating gate to modify the depletion layer and reinstate the 2-DEG layer. The device is formed by conventional semiconductor fabrication techniques.Type: GrantFiled: August 21, 2008Date of Patent: January 8, 2013Assignee: International Rectifier CorporationInventor: Hamid Tony Bahramian
-
Patent number: 8344424Abstract: Enhancement mode III-nitride devices are described. The 2DEG is depleted in the gate region so that the device is unable to conduct current when no bias is applied at the gate. Both gallium face and nitride face devices formed as enhancement mode devices.Type: GrantFiled: February 28, 2012Date of Patent: January 1, 2013Assignee: Transphorm Inc.Inventors: Chang Soo Suh, Umesh Mishra
-
Patent number: 8338862Abstract: A semiconductor device includes a substrate on which a GaN channel layer, an AlGaN electron supply layer and a GaN cap layer are stacked in this order, a gate electrode formed on the GaN cap layer, and a source electrode and a drain electrode formed on the AlGaN electron supply layer so as to interpose the gate electrode. A first recess is formed in the GaN cap layer and being located between the gate electrode and the source electrode. A thickness of the GaN cap layer in a bottom of the first recess is less than that of the GaN cap layer located under the gate electrode.Type: GrantFiled: November 24, 2010Date of Patent: December 25, 2012Assignee: Sumitomo Electric Industries, Ltd.Inventors: Fumio Yamada, Kazutaka Inoue
-
Patent number: 8294181Abstract: A compound semiconductor device is provided with a substrate, an AlN layer formed over the substrate, an AlGaN layer formed over the AlN layer and larger in electron affinity than the AlN layer, another AlGaN layer formed over the AlGaN layer and smaller in electron affinity than the AlGaN layer. Furthermore, there are provided an i-GaN layer formed over the latter AlGaN layer, and an i-AlGaN layer and an n-AlGaN layer formed over the i-GaN layer.Type: GrantFiled: February 1, 2010Date of Patent: October 23, 2012Assignee: Fujitsu LimitedInventors: Toshihide Kikkawa, Kenji Imanishi
-
Patent number: 8279904Abstract: A semiconductor light-emitting device including an active layer is provided. The light-emitting device includes an active layer between an n-type semiconductor layer and a p-type semiconductor layer. The active layer includes a quantum well layer formed of Inx1Ga(1?x1)N, where 0<x1?1, barrier layers formed of Inx2Ga(1?x2)N, where 0?x2<1, on opposite surfaces of the quantum well layer, and a diffusion preventing layer formed between the quantum well layer and at least one of the barrier layers. Due to the diffusion preventing layer between the quantum well layer and the barrier layers in the active layer, the light emission efficiency increases.Type: GrantFiled: June 19, 2007Date of Patent: October 2, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Tan Sakong, Joong-kon Son, Ho-sun Paek, Sung-nam Lee
-
Patent number: 8278687Abstract: Semiconductor heterostructures to reduce short channel effects are generally described. In one example, an apparatus includes a semiconductor substrate, one or more buffer layers coupled to the semiconductor substrate, a first barrier layer coupled to the one or more buffer layers, a back gate layer coupled to the first barrier layer wherein the back gate layer includes a group III-V semiconductor material, a group II-VI semiconductor material, or combinations thereof, the back gate layer having a first bandgap, a second barrier layer coupled to the back gate layer wherein the second barrier layer includes a group III-V semiconductor material, a group II-VI semiconductor material, or combinations thereof, the second barrier layer having a second bandgap that is relatively larger than the first bandgap, and a quantum well channel coupled to the second barrier layer, the quantum well channel having a third bandgap that is relatively smaller than the second bandgap.Type: GrantFiled: March 28, 2008Date of Patent: October 2, 2012Assignee: Intel CorporationInventors: Ravi Pillarisetty, Mantu K. Hudait, Marko Radosavljevic, Gilbert Dewey, Titash Rakshit, Robert S. Chau
-
Patent number: 8253167Abstract: An integrated circuit structure includes a substrate and a first and a second plurality of III-V semiconductor layers. The first plurality of III-V semiconductor layers includes a first bottom barrier over the substrate; a first channel layer over the first bottom barrier; and a first top barrier over the first channel layer. A first field-effect transistor (FET) includes a first channel region, which includes a portion of the first channel layer. The second plurality of III-V semiconductor layers is over the first plurality of III-V semiconductor layers and includes a second bottom barrier; a second channel layer over the second bottom barrier; and a second top barrier over the second channel layer. A second FET includes a second channel region, which includes a portion of the second channel layer.Type: GrantFiled: January 26, 2010Date of Patent: August 28, 2012Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Central UniversityInventors: Heng-Kuang Lin, Pei-Chin Chiu, Jen-Inn Chyi, Han-Chieh Ho, Clement Hsingjen Wann, Chih-Hsin Ko, Cheng-Hsien Wu
-
Patent number: 8193562Abstract: Enhancement mode III-nitride devices are described. The 2DEG is depleted in the gate region so that the device is unable to conduct current when no bias is applied at the gate. Both gallium face and nitride face devices formed as enhancement mode devices.Type: GrantFiled: February 1, 2011Date of Patent: June 5, 2012Assignee: Tansphorm Inc.Inventors: Chang Soo Suh, Umesh Mishra
-
Patent number: 8188513Abstract: Nanowire and larger, post-based HEMTs, arrays of such HEMTs, and methods for their manufacture are provided. In one embodiment, a HEMT can include a III-N based core-shell structure including a core member (e.g., GaN), a shell member (e.g., AlGaN) surrounding a length of the core member and a two-dimensional electron gas (2-DEG) at the interface therebetween. The core member including a nanowire and/or a post can be disposed over a doped buffer layer and a gate material can be disposed around a portion of the shell member. Exemplary methods for making the nanowire HEMTs and arrays of nanowire HEMTs can include epitaxially forming nanowire(s) and epitaxially forming a shell member from each formed nanowire. Exemplary methods for making the post HEMTs and arrays of post HEMTs can include etching a III-N layer to form III-N post(s) followed by formation of the shell member(s).Type: GrantFiled: October 6, 2008Date of Patent: May 29, 2012Assignee: STC.UNMInventors: Stephen D. Hersee, Xin Wang
-
Patent number: 8164117Abstract: A nitride semiconductor device includes: a main semiconductor region comprising a first nitride semiconductor layer having a first band gap, and a second nitride semiconductor layer having a second band gap larger than the first band gap, a heterojunction being formed between the first nitride semiconductor layer and the second nitride semiconductor layer such that a two-dimensional electron gas layer can be caused inside the first nitride semiconductor layer based on the heterojunction; a source electrode; a drain electrode; a third nitride semiconductor layer formed on the first nitride semiconductor layer and between the source electrode and the drain electrode; a fourth nitride semiconductor layer formed on the third nitride semiconductor layer and having p-type conductivity; and a gate electrode formed on the fourth nitride semiconductor layer. The third nitride semiconductor layer has a third band gap smaller than the first band gap.Type: GrantFiled: October 23, 2009Date of Patent: April 24, 2012Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Patent number: 8115235Abstract: A quantum well (QW) layer is provided in a semiconductive device. The QW layer is provided with a beryllium-doped halo layer in a barrier structure below the QW layer. The semiconductive device includes InGaAs bottom and top barrier layers respectively below and above the QW layer. The semiconductive device also includes a high-k gate dielectric layer that sits on the InP spacer first layer in a gate recess. A process of forming the QW layer includes using an off-cut semiconductive substrate.Type: GrantFiled: February 20, 2009Date of Patent: February 14, 2012Assignee: Intel CorporationInventors: Ravi Pillarisetty, Titash Rakshit, Mantu Hudait, Marko Radosavljevic, Gilbert Dewey, Benjamin Chu-Kung
-
Patent number: 8101972Abstract: A nitride semiconductor device includes: first through third nitride semiconductor layers formed in sequence over a substrate. The second nitride semiconductor layer has a band gap energy larger than that of the first nitride semiconductor layer. The third nitride semiconductor layer has an opening. A p-type fourth nitride semiconductor layer is formed so that the opening is filled therewith. A gate electrode is formed on the fourth nitride semiconductor layer.Type: GrantFiled: October 26, 2010Date of Patent: January 24, 2012Assignee: Panasonic CorporationInventors: Masahiro Hikita, Tetsuzo Ueda
-
Publication number: 20110233520Abstract: There is provided a semiconductor device including a base substrate; a semiconductor layer formed on the base substrate and having a mesa protrusion including a receiving groove; a source electrode and a drain electrode disposed to be spaced apart from each other on the semiconductor layer, the source electrode having a source leg and the drain electrode having a drain leg; and a gate electrode insulated from the source electrode and the drain electrode and having a recess part received into the receiving groove. The mesa protrusion has a superlattice structure including at least one trench at an interface between the mesa protrusion and the source electrode and between the mesa protrusion and the drain electrode, respectively, and the source leg and the drain leg are received in the trench.Type: ApplicationFiled: December 9, 2010Publication date: September 29, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woo Chul JEON, Ki Yeol Park, Young Hwan Park, Jung Hee Lee
-
Patent number: 8026581Abstract: Gallium nitride material structures are provided, as well as devices and methods associated with such structures. The structures include a diamond region which may facilitate conduction and removal of heat generated within the gallium nitride material during device operation. The structures described herein may form the basis of a number of semiconductor devices and, in particular, transistors (e.g., FETs).Type: GrantFiled: February 5, 2008Date of Patent: September 27, 2011Assignee: International Rectifier CorporationInventors: Allen W. Hanson, Edwin Lanier Piner
-
Patent number: 7982242Abstract: A semiconductor wafer to be diced into individual SBDs, HEMTs or MESFETs has a substrate with a main semiconductor region and counter semiconductor region formed on its opposite surfaces. The main semiconductor region is configured to provide the desired semiconductor devices. In order to counterbalance the warping effect of the main semiconductor region on the substrate, as well as to enhance the voltage strength of the devices made from the wafer, the counter semiconductor region is made similar in configuration to the main semiconductor region. The main semiconductor region and counter semiconductor region are arranged in bilateral symmetry as viewed in a cross-sectional plane at right angles with the substrate surfaces.Type: GrantFiled: May 7, 2009Date of Patent: July 19, 2011Assignee: Sanken Electric Co., Ltd.Inventor: Hirokazu Goto
-
Publication number: 20110156006Abstract: In one embodiment, the present invention includes an apparatus having a substrate, a buried oxide layer formed on the substrate, a silicon on insulator (SOI) core formed on the buried oxide layer, a compressive strained quantum well (QW) layer wrapped around the SOI core, and a tensile strained silicon layer wrapped around the QW layer. Other embodiments are described and claimed.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Inventors: Chi On Chui, Prashant Majhi, Wilman Tsai, Jack T. Kavalieros
-
Patent number: 7968865Abstract: A heterostructure having a heterojunction comprising: a diamond layer; and a boron aluminum nitride (B(x)Al(1-x)N) layer disposed in contact with a surface of the diamond layer, where x is between 0 and 1.Type: GrantFiled: July 6, 2009Date of Patent: June 28, 2011Assignee: Raytheon CompanyInventors: Jeffrey R. LaRoche, William E. Hoke, Steven D. Bernstein, Ralph Korenstein
-
Publication number: 20110147706Abstract: Embodiments of the present disclosure describe techniques and configurations to impart strain to integrated circuit devices such as horizontal field effect transistors. An integrated circuit device includes a semiconductor substrate, a first barrier layer coupled with the semiconductor substrate, a quantum well channel coupled to the first barrier layer, the quantum well channel comprising a first material having a first lattice constant, and a source structure coupled to the quantum well channel, the source structure comprising a second material having a second lattice constant, wherein the second lattice constant is different than the first lattice constant to impart a strain on the quantum well channel. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventors: Marko Radosavljevic, Gilbert Dewey, Niloy Mukherjee, Ravi Pillarisetty
-
Publication number: 20110147708Abstract: Embodiments of the present disclosure describe structures and techniques to increase carrier injection velocity for integrated circuit devices. An integrated circuit device includes a semiconductor substrate, a first barrier film coupled with the semiconductor substrate, a quantum well channel coupled to the first barrier film, the quantum well channel comprising a first material having a first bandgap energy, and a source structure coupled to launch mobile charge carriers into the quantum well channel, the source structure comprising a second material having a second bandgap energy, wherein the second bandgap energy is greater than the first bandgap energy. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Inventors: Marko Radosavljevic, Benjamin Chu-Kung, Gilbert Dewey, Niloy Mukherjee
-
Publication number: 20110133249Abstract: A high electron mobility transistor includes first, second and third compound semiconductor layers. The second compound semiconductor layer has a first interface with the first compound semiconductor layer. The third compound semiconductor layer is disposed over the first compound semiconductor layer. The third compound semiconductor layer has at least one of lower crystallinity and relaxed crystal structure as compared to the second compound semiconductor layer. The gate electrode is disposed over the third compound semiconductor layer. Source and drain electrodes are disposed over the second compound semiconductor layer. The two-dimensional carrier gas layer is generated in the first compound semiconductor layer. The two-dimensional carrier gas layer is adjacent to the first interface. The two-dimensional carrier gas layer either is absent under the third compound semiconductor layer or is reduced in at least one of thickens and carrier gas concentration under the third compound semiconductor layer.Type: ApplicationFiled: February 14, 2011Publication date: June 9, 2011Applicant: SANKEN ELECTRIC CO., LTD.Inventor: Ken SATO
-
Patent number: 7919791Abstract: A Group III-V nitride microelectronic device structure including a delta doped layer and/or a doped superlattice. A delta doping method is described, including the steps of: depositing semiconductor material on a substrate by a first epitaxial film growth process; terminating the deposition of semiconductor material on the substrate to present an epitaxial film surface; delta doping the semiconductor material at the epitaxial film surface, to form a delta doping layer thereon; terminating the delta doping; resuming deposition of semiconductor material to deposit semiconductor material on the delta doping layer, in a second epitaxial film growth process; and continuing the semiconductor material second epitaxial film growth process to a predetermined extent, to form a doped microelectronic device structure, wherein the delta doping layer is internalized in semiconductor material deposited in the first and second epitaxial film growth processes.Type: GrantFiled: March 25, 2002Date of Patent: April 5, 2011Assignee: Cree, Inc.Inventors: Jeffrey S. Flynn, George R. Brandes
-
Patent number: 7915643Abstract: Enhancement mode III-nitride devices are described. The 2DEG is depleted in the gate region so that the device is unable to conduct current when no bias is applied at the gate. Both gallium face and nitride face devices formed as enhancement mode devices.Type: GrantFiled: September 17, 2007Date of Patent: March 29, 2011Assignee: Transphorm Inc.Inventors: Chang Soo Suh, Umesh Mishra
-
Patent number: 7863649Abstract: A nitride semiconductor device includes: first through third nitride semiconductor layers formed in sequence over a substrate. The second nitride semiconductor layer has a band gap energy larger than that of the first nitride semiconductor layer. The third nitride semiconductor layer has an opening. A p-type fourth nitride semiconductor layer is formed so that the opening is filled therewith. A gate electrode is formed on the fourth nitride semiconductor layer.Type: GrantFiled: December 10, 2008Date of Patent: January 4, 2011Assignee: Panasonic CorporationInventors: Masahiro Hikita, Tetsuzo Ueda
-
Publication number: 20100314610Abstract: A HEMT with improved electron confinement is formed by removing semiconductor cap material between the channel and the source and drain regions. The source and drain regions can be isolated from the gate region by an insulating layer. Significant noise reduction can be achieved as a result of these techniques. Also, removing the semiconductor cap material can provide an increased breakdown voltage for the transistor.Type: ApplicationFiled: April 9, 2010Publication date: December 16, 2010Inventors: Samson Mil'shtein, Amey V. Churi, Brian J. Rizzi, Peter N. Ersland
-
Patent number: 7851780Abstract: A composite buffer architecture for forming a III-V device layer on a silicon substrate and the method of manufacture is described. Embodiments of the present invention enable III-V InSb device layers with defect densities below 1×108 cm?2 to be formed on silicon substrates. In an embodiment of the present invention, a dual buffer layer is positioned between a III-V device layer and a silicon substrate to glide dislocations and provide electrical isolation. In an embodiment of the present invention, the material of each buffer layer is selected on the basis of lattice constant, band gap, and melting point to prevent many lattice defects from propagating out of the buffer into the III-V device layer. In a specific embodiment, a GaSb/AlSb buffer is utilized to form an InSb-based quantum well transistor on a silicon substrate.Type: GrantFiled: August 2, 2006Date of Patent: December 14, 2010Assignee: Intel CorporationInventors: Mantu K. Hudait, Mohamad A. Shaheen, Dmitri Loubychev, Amy W. K. Liu, Joel M. Fastenau
-
Patent number: 7825434Abstract: A nitride semiconductor device includes: a first semiconductor layer made of first nitride semiconductor; a second semiconductor layer formed on a principal surface of the first semiconductor layer and made of second nitride semiconductor having a bandgap wider than that of the first nitride semiconductor; a control layer selectively formed on, or above, an upper portion of the second semiconductor layer and made of third nitride semiconductor having a p-type conductivity; source and drain electrodes formed on the second semiconductor layer at respective sides of the control layer; a gate electrode formed on the control layer; and a fourth semiconductor layer formed on a surface of the first semiconductor layer opposite to the principal surface, having a potential barrier in a valence band with respect to the first nitride semiconductor and made of fourth nitride semiconductor containing aluminum.Type: GrantFiled: December 29, 2006Date of Patent: November 2, 2010Assignee: Panasonic CorporationInventors: Hiroaki Ueno, Manabu Yanagihara, Tetsuzo Ueda, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Publication number: 20100207124Abstract: A semiconductor epitaxial substrate includes: a single crystal substrate; an AlN layer epitaxially grown on the single crystal substrate; and a nitride semiconductor layer epitaxially grown on the AlN layer, wherein an interface between the AlN layer and nitride semiconductor layer has a larger roughness than an interface between the single crystal substrate and AlN layer, and a skewness of the upper surface of the AlN layer is positive.Type: ApplicationFiled: May 3, 2010Publication date: August 19, 2010Applicants: FUJITSU LIMITED, HITACHI CABLE, LTD.Inventors: Kenji IMANISHI, Toshihide KIKKAWA, Takeshi TANAKA, Yoshihiko MORIYA, Yohei OTOKI
-
Patent number: 7777254Abstract: After creating an electron transit layer on a substrate, a baffle is formed on midpart of the surface of the electron transit layer, the surface having a pair of spaced-apart parts left on both sides of the baffle. A semiconducting material different from that of the electron transit layer is deposited on its surface thereby conjointly fabricating an electron supply layer grown continuously on the pair of spaced-apart parts of the electron transit layer surface, and a discontinuous growth layer on the baffle in the midpart of the electron transit layer surface. When no voltage is being impressed to the gate electrode on the discontinuous growth layer, this layer creates a hiatus in the two-dimensional electron gas layer generated along the heterojunction between the electron supply layer and electron transit layer. The hiatus is closed upon voltage application to the gate electrode.Type: GrantFiled: June 9, 2008Date of Patent: August 17, 2010Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Patent number: 7777253Abstract: A HEMT-type field-effect semiconductor device has a main semiconductor region comprising two layers of dissimilar materials such that a two-dimensional electron gas layer is generated along the heterojunction between the two layers. A source and a drain electrode are placed in spaced positions on the main semiconductor region. Between these electrodes, with spacings therefrom, an insulator is provided with is made from a material capable of developing a stress to reduce carrier concentration in neighboring part of the two-dimensional electron gas layer, creating a discontinuity in this layer. A gate electrode overlies the insulator via a piezoelectric layer which is made from a material capable of developing, in response to a voltage applied to the gate electrode, a stress for canceling out the stress developed by the insulator.Type: GrantFiled: May 8, 2008Date of Patent: August 17, 2010Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Patent number: 7759699Abstract: A III-nitride power semiconductor device that includes a nitrogen polar active heterojunction having a two-dimensional electron gas and including a first III-nitride semiconductor body by one band gap and a second III-nitride body having another band gap over the first III-nitride semiconductor body, a gate arrangement, a gate barrier under the gate arrangement thereof, a first power electrode and a second power electrode, and a method for fabricating the device.Type: GrantFiled: July 6, 2006Date of Patent: July 20, 2010Assignee: International Rectifier CorporationInventor: Robert Beach
-
Patent number: 7732836Abstract: In a compound semiconductor epitaxial substrate used for a strain channel high electron mobility field effect transistor which comprises an InGaAs layer as a channel layer 9 and AlGaAs layers containing n-type impurities as electron supplying layers 6 and 12, the channel layer 9 has an electron mobility at room temperature of 8300 cm2/V·s or more by adjusting an In composition of the InGaAs layer composing the channel layer 9 to 0.25 or more and optimizing the In composition and the thickness of the channel layer 9. GaAs layers 8 and 10 having a thickness of 4 nm or more each may be laminated respectively in contact with a top surface and a bottom surface of the channel layer 9.Type: GrantFiled: December 19, 2003Date of Patent: June 8, 2010Assignees: Sumitomo Chemical Company, Limited, Sumika Epi Solution Company, Ltd.Inventors: Takenori Osada, Tsuyoshi Nakano, Takayuki Inoue
-
Patent number: 7700975Abstract: Metal-Semiconductor-Metal (“MSM”) photodetectors and methods to fabricate thereof are described. The MSM photodetector includes a thin heavily doped (“delta doped”) layer deposited at an interface between metal contacts and a semiconductor layer to reduce a dark current of the MSM photodetector. In one embodiment, the semiconductor layer is an intrinsic semiconductor layer. In one embodiment, the thickness of the delta doped layer is less than 100 nanometers. In one embodiment, the delta doped layer has a dopant concentration of at least 1×1018 cm?3. A delta doped layer is formed on portions of a semiconductor layer over a substrate. Metal contacts are formed on the delta doped layer. A buffer layer may be formed between the substrate and the semiconductor layer. In one embodiment, the substrate includes silicon, and the semiconductor layer includes germanium.Type: GrantFiled: March 31, 2006Date of Patent: April 20, 2010Assignee: Intel CorporationInventors: Titash Rakshit, Miriam Reshotko