Complementary Fet's Patents (Class 326/58)
-
Patent number: 7750705Abstract: An interface of the present invention includes a first inverter circuit that inverts a logic level of an input signal given to an external input terminal and outputs the inverted logic level, a second inverter circuit that outputs a potential in which a logic level of an output signal of the first inverter circuit is inverted, that is, a potential higher or lower than a logic of an input signal applied to the first inverter circuit by the amount of a predetermined potential, and a feedback path that positive-feedbacks an output signal of the second inverter circuit to the external input terminal. The interface circuit of the invention positive-feedbacks a potential of the output signal of the second inverter circuit and shifts the potential of the external input terminal in a floating state to an H or L level potential.Type: GrantFiled: December 24, 2004Date of Patent: July 6, 2010Assignee: Yamatake CorporationInventor: Tatsuya Ueno
-
Patent number: 7750678Abstract: A nonvolatile programmable logic circuit using a ferroelectric memory performs a nonvolatile memory function and an operation function without additional memory devices, thereby reducing power consumption. Also, a nonvolatile ferroelectric memory is applied to a FPGA (Field Programmable Gate Array), thereby preventing leakage of internal data and reducing the area of a chip.Type: GrantFiled: August 26, 2008Date of Patent: July 6, 2010Assignee: Hynix Semiconductor Inc.Inventor: Hee Bok Kang
-
Patent number: 7667491Abstract: Method and apparatus are provided for buffering a data signal to a low voltage logic device. A circuit for buffering the data signal to the low voltage logic device includes an output buffer (12) having first and second inputs and an output and at least one N-type isolation transistor (13, 19) having a source coupled to one or both of the second input and the output. The first input receives the data signal, the second input receives a supply potential, and the output couples to the low voltage logic device. The isolation transistor has a drain for receiving a first potential and is configured to supply a second potential to the output buffer when the gate receives a bias potential. The second potential based on the first potential. The bias potential is greater than the supply potential.Type: GrantFiled: February 24, 2006Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Paul T. Bennett, John M. Pigott
-
Patent number: 7667489Abstract: A voltage regulator and method of voltage regulation for a power-on reset condition are described. Voltage regulation control signals responsive to the power-on reset condition are obtained. The control signals are generated with a first voltage to be associated with a second voltage to provide a first power-on-reset signal and a second power-on-reset signal which are opposite in state to one another. A portion of driver logic is tri-stated responsive to the control signals, and the second power-on-reset signal to at least impede supply to supply current leakage. Voltage is pulled up on a first output port and a second output port of the driver logic responsive to the first power-on-reset signal. A portion of a semiconductor substrate is electrically coupled to a higher one of a first voltage and a second voltage responsive to the pulling up to at least further impede the supply to supply current leakage.Type: GrantFiled: October 26, 2007Date of Patent: February 23, 2010Assignee: Xilinx, Inc.Inventor: Narasimhan Vasudevan
-
Patent number: 7652505Abstract: In a level conversion circuit, two P channel MOS transistors form a current mirror circuit. When an input signal rises from the “L” level to the “H” level, an N channel MOS transistor connected to a drain of one P channel MOS transistor is brought out of conduction to prevent a leak current from flowing through two P channel MOS transistors, which decreases a power consumption. In addition, when the input signal rises from the “L” level to the “H” level, a P channel MOS transistor connected to a drain of the other P channel MOS transistor is brought into conduction to fix a potential of a node of the drain of the other P channel MOS transistor to the “H” level, which prevents the potential of the node from becoming unstable.Type: GrantFiled: August 21, 2008Date of Patent: January 26, 2010Assignee: Renesas Technology Corp.Inventor: Teruaki Kanzaki
-
Publication number: 20100001761Abstract: A single terminal is used to configure an integrated circuit into one of three states. A circuit within the integrated circuit is coupled to the terminal and determines whether the terminal: 1) is coupled by a low impedance to a voltage source, or 2) is coupled by a medium impedance to the voltage source, or 3) is floating or substantially floating. The circuit asserts a first digital logic signal when the circuit determines that the terminal is coupled by the low impedance to the voltage source. The circuit asserts a second digital logic signal when the circuit determines that the terminal is coupled by the medium impedance to the voltage source. The circuit asserts a third digital logic signal when the circuit determines that the terminal is floating or substantially floating. The terminal and circuit are particular suited for use in a Power Management Unit (PMU) Integrated Circuit.Type: ApplicationFiled: July 2, 2008Publication date: January 7, 2010Inventors: Quang Khanh Dinh, Gary M. Hurtz, Steven Huynh
-
Patent number: 7567094Abstract: A CMOS driver circuit is configured to provide a tri-state condition after a predetermined number of like-valued data bits have been transmitted, reducing the presence of intersymbol interference (ISI) along a transmission channel. In situations where the transmission channel is bandwidth-limited, the use of the tri-stating technique allows for the complete transition to the supply rails during the given bit period.Type: GrantFiled: May 25, 2007Date of Patent: July 28, 2009Assignee: Lightwire Inc.Inventor: Kalpendu Shastri
-
Patent number: 7564264Abstract: Preventing transistor damage to an integrated circuit is described. The circuit includes a switch with a first pair of p-type transistors respectively coupled in source-drain parallel with second pair of p-type transistors for preventing Negative Bias Temperature Instability (“NBTI”) damage to the second pair of p-type transistors. The switch is configured to such that when in a state associated with causing, or potentially causing, NBTI damage, both of the second pair of p-type transistors are in an OFF state for preventing NBTI damage thereto.Type: GrantFiled: May 14, 2007Date of Patent: July 21, 2009Assignee: XILINX, Inc.Inventors: Shawn K. Morrison, James J. Koning, Greg W. Starr, John D. Logue, Robert M. Ondris
-
Patent number: 7541840Abstract: A buffer circuit includes pull up and pull down circuits configured to selectively pull up and pull down, respectively, a voltage of an input/output pad. The pull up and pull down circuits are connected to separate power supply lines such that a current path from the input/output pad to the pull down circuit through the pull up circuit does not exist when electrostatic discharge is received at the input/output pad.Type: GrantFiled: August 20, 2007Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chanhee Jeon, Bongjae Kwon, Eunkyoung Kwon
-
Patent number: 7532034Abstract: A mixed-voltage input/output buffer having low-voltage design comprises a pre-driver, a tracking unit, a driving unit, and input/output pad, a floating-well unit and a transporting unit. The pre-driver receives first data signal and enable signal and outputs first and second data voltages. The tracking unit provides Gate-Tracking function. The driving unit couples the pre-driver and the tracking unit for production of a first buffer voltage corresponding to the first data voltage. The input/output pad couples the driving unit to output a first buffer voltage and to receive a second data signal. The output unit is used for outputting a second buffer voltage corresponding to the second data signal. The floating-well unit couples to the driving unit and the input/output pad in order to output first buffer voltage and receive second data signal. The floating-well unit is used for preventing leakage current.Type: GrantFiled: July 19, 2006Date of Patent: May 12, 2009Assignee: National Chiao Tung UniversityInventors: Ming-Dou Ker, Shih-Lun Chen
-
Patent number: 7533208Abstract: An apparatus for controlling a hot plug bus slot on a bus has an input for receiving a set of float signals (i.e., the set may have one or more float signals), and a driver having an output electrically couplable with the bus. The apparatus also has float logic operatively coupled with the input. The float logic is responsive to the set of float signals to cause the output to float at a high impedance in response to receipt of the set of float signals.Type: GrantFiled: September 26, 2005Date of Patent: May 12, 2009Assignee: Silicon Graphics, Inc.Inventors: Bruce A. Strangfeld, Thomas E. McGee
-
Publication number: 20090027081Abstract: An eight-transistor tri-state driver. The tri-state driver implements multiple cascade structures where each cascade structure may refer to a pair of complementary transistors serially connected. Each cascade structure may include a p-conductivity type transistor serially connected to a n-conductivity type transistor. By implementing cascade structures in a tri-state driver, there is a lower peak current consumption, a reduced slew rate as well as a reduction in the amount of layout area used in comparison to the classic tri-state drivers.Type: ApplicationFiled: July 25, 2007Publication date: January 29, 2009Applicant: International Business Machines CorporationInventors: Aleksandr Kaplun, Zhibin Cheng, James Alan Tuvell, Sam Gat-Shang Chu
-
Patent number: 7482833Abstract: A method of operating an electronic device having an output driver with on die termination legs ODT, and non-ODT legs, includes the step of selectively tri-stating tuning transistors (ZQ trim devices) in the legs as a function of the operational state of the output driver. The tri-stating step is performed such that when a leg is not being utilized, the tuning transistors in the unused leg are placed in a tri-state. For example, during an ODT mode of the output driver, the tuning transistors in the non-ODT legs are tri-stated. During a READ mode of the output driver, the tuning transistors in the ODT legs are tri-stated. During a HiZ mode of the output driver, the tuning transistors in both legs are tri-stated. Tri-stating the tuning transistors in the unused output driver legs can reduce DQ pin capacitance by a total of approximately (Cgd+Cgs+Cgb).Type: GrantFiled: April 21, 2007Date of Patent: January 27, 2009Assignee: Micron Technology, Inc.Inventor: Raghukiran Sreeramaneni
-
Publication number: 20080258769Abstract: A Tri-State circuit element (100) composed of Complementary Metal Oxide Semiconductor (CMOS)—devices is described. Said Tri-State circuit element (100) having a data signal input terminal (102) for receiving a data signal, an enable signal input terminal (104) for receiving an enable signal, and an output signal terminal (106) for providing an output signal. Furthermore a Tri-State-Multiplexer circuitry (300) composed of such Tri-State circuit elements (100) is described.Type: ApplicationFiled: April 1, 2008Publication date: October 23, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dirk Franger, Rolf Sautter, Tobias Werner, Pascal Witte
-
Patent number: 7432739Abstract: A low voltage complementary metal oxide semiconductor (CMOS) process tri-state buffer includes a logic device, a biasing device and a switch device. The logic device receives an input signal and an enable signal and generates a first control signal and a second control signal. The biasing device receives the first control signal and thus controls a voltage level of a third control signal. The switch device receives the second and third control signals and respectively couples an output terminal to a first external voltage source and a second external voltage source when the second and third control signals are enabled. When the enable signal is disabled, the second and third control signals are simultaneously disabled so that the output terminal is floating with respect to the first and second external voltage sources and the output terminal is held in a high impedance state.Type: GrantFiled: October 27, 2006Date of Patent: October 7, 2008Assignee: Macronix International Co., Ltd.Inventors: Tzung-Shen Chen, Ti-Wen Chen, Chun-Yu Liao
-
Patent number: 7400170Abstract: A differential current-mode driver that meets the IEEE 1394 standard employs a wide output range in common-mode voltage, minimizes timing skew over this wide range, and has well-controlled rise/fall times in the edge rates of the digital signals transmitted, within the window specified by the IEEE 1394 standard, without having to resort to full-swing (VDD to VSS) gate drive signals. In a preferred embodiment PMOS and NPOS transistors are used to provide current for a current driver, in the form of a current steering switch switching a pair of current mirrors. The current mirrors output is input to a predriver waveform circuit which divides current between a data source A and data source B, forming the differential signal pair. Certain key transistors in the current driver are kept in saturation to improve performance.Type: GrantFiled: April 28, 2006Date of Patent: July 15, 2008Assignee: LSI Logic CorporationInventor: Rick Bitting
-
Patent number: 7397281Abstract: An input/output circuit for a semiconductor memory device, including a data output circuit configured to buffer output data in the semiconductor memory device in response to an input/output enable signal to output the buffered output data to an input/output signal line, a data input circuit configured to receive input data from the input/output signal line and buffer the input data to transfer the buffered input data to the semiconductor memory device, and a load controller configured to control a load on the input/output signal line in response to the input/output enable signal.Type: GrantFiled: February 6, 2006Date of Patent: July 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hyun Choi, Young-Hun Seo
-
Patent number: 7391250Abstract: For retaining an output data signal of a data retention cell in a power-saving mode, a slave latch unit of the data retention cell is powered with a real power for preserving the output data signal. The output data signal is furnished backward to an input control circuit of the data retention cell. The data signal furnished to a master latch unit of the data retention cell is controlled to switch between an input data signal and the output data signal by the input control circuit in response to a retention signal. The switching of the data signal for refreshing the master latch unit is delayed by a delay unit of the input control circuit, which functions to make sure that the data-preserving process is properly operated on any transition from the power-saving mode to a power-active mode.Type: GrantFiled: September 2, 2007Date of Patent: June 24, 2008Assignee: United Microelectronics Corp.Inventor: Fu-Chai Chuang
-
Patent number: 7375555Abstract: A five volt tolerant integrated circuit signal pad having an initial fast pull-up to three volts and then operating as an open drain output with an external resistor for pulling up the output from about three volts to about five volts. The initial fast (active) pull-up is accomplished with active devices that reduces the overall pull-up time of a newer technology (lower operating voltage) integrated circuit output when transitioning from a logic 0 to a logic 1. Circuits of the integrated circuit output driver protect the internal operating circuit nodes from excessive voltage and leakage currents that would otherwise result from a voltage on the signal pad that is more positive than the operating voltage of the integrated circuit.Type: GrantFiled: May 15, 2007Date of Patent: May 20, 2008Assignee: Microchip Technology IncorporatedInventors: Guoli Wang, Joseph A. Thomsen, Russell Cooper
-
Publication number: 20080100340Abstract: A low voltage complementary metal oxide semiconductor (CMOS) process tri-state buffer includes a logic device, a biasing device and a switch device. The logic device receives an input signal and an enable signal and generates a first control signal and a second control signal. The biasing device receives the first control signal and thus controls a voltage level of a third control signal. The switch device receives the second and third control signals and respectively couples an output terminal to a first external voltage source and a second external voltage source when the second and third control signals are enabled. When the enable signal is disabled, the second and third control signals are simultaneously disabled so that the output terminal is floating with respect to the first and second external voltage sources and the output terminal is held in a high impedance state.Type: ApplicationFiled: October 27, 2006Publication date: May 1, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Tzung-Shen Chen, Ti-Wen Chen, Chun-Yu Liao
-
Patent number: 7327615Abstract: An electric potential switching circuit has an electric potential control circuit, an output circuit, and a precharge circuit connected to the output circuit. The electric potential control circuit generates a reference electric potential associated with an operation mode of a flash memory. The output circuit generates at an output terminal an output electric potential corresponding to the reference electric potential when enabled, and sets the output terminal to a high impedance state when disenabled. The output circuit is disenabled when the operation mode is switched from a first mode to a second mode. While the output circuit is disenabled, the electric potential control circuit switches the reference electric potential from a first electric potential associated with the first mode to a second electric potential associated with the second mode, and the precharge circuit precharges the output terminal in response to the reference electric potential.Type: GrantFiled: July 12, 2005Date of Patent: February 5, 2008Assignee: NEC Electronics CorporationInventor: Hiroshi Sugawara
-
Patent number: 7231336Abstract: In accordance with the present invention there is provided a method for performing a glitch check in simulating a circuit. Current maximum and minimum values for optimization parameters of the circuit are determined. Next, a signal pulse characteristic for the circuit simulation is determined based on the maximum and minimum optimization parameters. A current averaged optimization parameter is determined from the current maximum and minimum optimization parameters. A prime criterion parameter is calculated based on the optimization parameters and the signal pulse characteristic value. If the prime criterion parameter converges into a specified range then measurement results from the circuit simulation are parsed and reported as final. If the prime criterion parameter does not converge, then the process continues by recalculating the optimization parameters until the prime criterion parameter converges.Type: GrantFiled: December 5, 2003Date of Patent: June 12, 2007Assignee: Legend Design Technology, Inc.Inventors: You-Pang Wei, Yuhung Liao, Mingchi Liu, YuJiao Ping
-
Patent number: 7173473Abstract: A level shifting circuit includes a level-shifting section responsive to an input logic signal, which varies between a first voltage level (e.g., ground) and a second voltage level (e.g., 2.1V). The level-shifting section provides an output logic signal at an output terminal. The output logic signal varies between the first voltage level and a third voltage level (e.g., 2.5V). The circuit also includes an enable/disable section with a first portion coupled between the level shifting section and a first reference voltage node (e.g., ground) and a second portion coupled between the level shifting section and the third reference voltage node. The enable/disable section causes the output terminal to be placed at a relatively high output impedance condition independent of the logic state of the input logic signal in response to a disable mode indication from an enable/disable signal.Type: GrantFiled: January 24, 2005Date of Patent: February 6, 2007Assignee: Infineon Technologies AGInventors: Hartmud Terletzki, Gerd Frankowsky
-
Patent number: 7091755Abstract: An input circuit includes a first buffer having a first power terminal coupled to a first supply voltage, a second power terminal coupled to ground potential, an input to receive an input signal, and an output to generate a first output signal, a second buffer having a first terminal coupled to a second supply voltage, a second terminal coupled to a bias node, an input to receive the input signal, and an output to generate a second output signal, and a control circuit configured to selectively connect the bias node either to the second supply voltage or to ground potential in response to an enable signal.Type: GrantFiled: September 17, 2004Date of Patent: August 15, 2006Assignee: Xilinx, Inc.Inventors: Shi-dong Zhou, Gubo Huang
-
Patent number: 7049847Abstract: A semiconductor device including a tristate buffer circuit, which includes, on an output stage, at least a first transistor (P1) for pull-up driving and a second transistor (N1) for pull-down driving, in which, when a control signal (EN) is of a value indicating an enable state, an output is set to a high level or to a low level, depending on a data signal, and in which, when the control signal is of a value indicating a disable state, the first and second transistors are turned off to set a high impedance state of the output. The semiconductor device further includes a control unit (120, P6, P7) for performing control for speeding up the transition from the on-state to the off-state of the first transistor (P1) at the time of switching the control signal (EN) from the enable state to the disable state.Type: GrantFiled: April 22, 2004Date of Patent: May 23, 2006Assignee: NEC Electronics CorporationInventors: Motoyasu Kitazawa, Yasufumi Suzuki, Yasuhiro Tomita
-
Patent number: 7046036Abstract: An output buffer circuit with low-voltage devices to driver high-voltage signals for PCI-X applications is proposed. Because power supply voltage of PCI-X is at 3.3V, the high-voltage gate-oxide stress is a serious problem to design PCI-X I/O circuit in a 0.13 ?m 1V/2.5V CMOS process with only low-voltage gate oxide. This proposed output buffer circuit can be operated at 133 MHz in 3.3V PCI-X environment without causing high-voltage gate-oxide reliability problem. In this design, the circuit is implemented in a 0.13 ?m 1V/2.5V CMOS process and the output signal swing can be 3.3V. Besides, a level converter that converts 0V˜1V voltage swing to 1V˜3.3V voltage swing is also presented.Type: GrantFiled: March 3, 2004Date of Patent: May 16, 2006Assignee: ADMtek IncorporatedInventors: Shih-Lun Chen, Ming-Dou Ker
-
Patent number: 6995584Abstract: Area-efficient power-up and enable control circuits useful in PLD interconnection arrays. A control circuit can include a driver circuit, first and second pull-ups, and first and second pull-downs. The driver circuit has an output terminal coupled to a control circuit output terminal. The first and second pull-ups are coupled in series between the control circuit output terminal and power high. The first pull-up has a gate terminal coupled to an enable terminal. The second pull-up has a gate terminal coupled to a pull-up control terminal. The first and second pull-downs are coupled in parallel between the control circuit output terminal and ground. The first pull-down has a gate terminal coupled to the enable terminal. The second pull-down has a gate terminal coupled to a pull-down control terminal. In other embodiments, the first and second pull-ups are coupled in parallel, and the first and second pull-downs are coupled in series.Type: GrantFiled: October 29, 2004Date of Patent: February 7, 2006Assignee: Xilinx, Inc.Inventors: Andy T. Nguyen, Shankar Lakkapragada
-
Patent number: 6960937Abstract: Area-efficient power-up and enable control circuits useful in PLD interconnection arrays. A control circuit can include a driver circuit, first and second pull-ups, and first and second pull-downs. The driver circuit has an output terminal coupled to a control circuit output terminal. The first and second pull-ups are coupled in series between the control circuit output terminal and power high. The first pull-up has a gate terminal coupled to an enable terminal. The second pull-up has a gate terminal coupled to a pull-up control terminal. The first and second pull-downs are coupled in parallel between the control circuit output terminal and ground. The first pull-down has a gate terminal coupled to the enable terminal. The second pull-down has a gate terminal coupled to a pull-down control terminal. In other embodiments, the first and second pull-ups are coupled in parallel, and the first and second pull-downs are coupled in series.Type: GrantFiled: October 29, 2004Date of Patent: November 1, 2005Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 6943585Abstract: Disclosed is an input apparatus used in a SSTL interface, which comprises a differential buffer for comparing an external input signal with a reference potential inputted from an external, and a CMOS buffer for buffering the external input signal. In the input apparatus, the CMOS buffer operates when a command signal or an address signal is not inputted from an external, and when a predetermined operation such as a refresh operation is performed, thereby reducing the power consumption in a standby mode. Further, in order to prevent the input apparatus from abnormally operating when the reference potential is not maintained in the normal operation range, a reference potential level detecting circuit is further included in the input apparatus, so that the CMOS buffer operates when the reference potential deviates from a predetermined normal operation range.Type: GrantFiled: October 28, 2003Date of Patent: September 13, 2005Assignee: Hynix Semiconductor Inc.Inventors: Jae Jin Lee, Kang Seol Lee
-
Patent number: 6940305Abstract: A blocking circuit technique achieves very low Ioff and Ioz leakage in low power digital logic devices that incorporate Ioff and overvoltage tolerance. The blocking circuit employs a diode-connected P-channel device in parallel with a PN diode. The diode-connected P-channel device provides enough forward leakage in the subthreshold region to keep Ioz through the upper output driver to a very low level (0.2 uA typical). Further, both the diode-connected P-channel device and the PN diode together provide enough reverse blocking capability to keep Ioff to a very low level (0.2 uA typical).Type: GrantFiled: November 7, 2003Date of Patent: September 6, 2005Assignee: Texas Instruments IncorporatedInventor: Mark B. Welty
-
Patent number: 6937062Abstract: In a specialized functional region of a programmable logic device, in which certain components may not be used, those components can be placed in a low-power mode so that they do not switch. For example, in an adder which is not being used but is receiving inputs, the current path for the adding circuitry is interrupted, while the output is forced low. If the adder is a carry/look-ahead adder, the GENERATE and PROPAGATE signals normally used in subsequent stages to predict the value of the carry signal are forced to constant values even if the inputs to the adder are changing.Type: GrantFiled: February 12, 2004Date of Patent: August 30, 2005Assignee: Altera CorporationInventors: Chiao Kai Hwang, Gregory Starr, Martin Langhammer
-
Patent number: 6927602Abstract: A buffer circuit on a first chip coupled between a first circuit on the first chip and a second circuit on a second chip including a driver circuit comprising at least a first PMOS transistor and a second PMOS transistor, one of the source and drain of the second PMOS transistor being coupled to the substrate of the first PMOS transistor, wherein the second PMOS transistor is turned off when a first signal having a voltage level higher than a power supply voltage of the buffer circuit appears at the node, and a gate-tracking circuit coupled to provide a first bias and a second bias to the gate of the first PMOS transistor depending on the signal appearing at the node.Type: GrantFiled: July 25, 2003Date of Patent: August 9, 2005Assignee: Industrial Technology Research InstituteInventors: Ming-Dou Ker, Chia-Sheng Tsai, Che-Hao Chuang
-
Patent number: 6850091Abstract: The present invention provides a bi-directional impedance matching integrated circuit which is couplable through an interface to a channel for signal transmission and reception. The invention includes a first switchable impedance and a second switchable impedance having a respective output impedance and input impedance substantially equal to a channel impedance. An impedance controller is capable of coupling the first switchable impedance to the interface in response to a transmit control signal, coupling the second switchable impedance to the interface in response to a receive control signal, and further capable of uncoupling the first switchable impedance and the second switchable impedance from a power supply and from a ground potential in response to a low power control signal. A mode selector is utilized to provide the transmit control signal, the receive control signal, and the low power control signal.Type: GrantFiled: April 9, 2003Date of Patent: February 1, 2005Assignee: Agere Systems, Inc.Inventor: Bernard Lee Morris
-
Patent number: 6831481Abstract: Area-efficient power-up and enable control circuits useful in PLD interconnection arrays. A control circuit can include a driver circuit, first and second pull-ups, and first and second pull-downs. The driver circuit has an output terminal coupled to a control circuit output terminal. The first and second pull-ups are coupled in series between the control circuit output terminal and power high. The first pull-up has a gate terminal coupled to an enable terminal. The second pull-up has a gate terminal coupled to a pull-up control terminal. The first and second pull-downs are coupled in parallel between the control circuit output terminal and ground. The first pull-down has a gate terminal coupled to the enable terminal. The second pull-down has a gate terminal coupled to a pull-down control terminal. In other embodiments, the first and second pull-ups are coupled in parallel, and the first and second pull-downs are coupled in series.Type: GrantFiled: March 14, 2003Date of Patent: December 14, 2004Assignee: Xilinx, Inc.Inventors: Andy T. Nguyen, Shankar Lakkapragada
-
Patent number: 6806735Abstract: A buffer of reduced size includes a logic gate to raise the potential level of input digital data having a first logic level to a potential equal to a low power supply potential, and to produce intermediate data if a validation signal is active. The buffer also includes a tristate inverter to produce output data, at an output, that are logically inverse to the intermediate data if the validation signal is active and having its output at high impedance if otherwise. Such a buffer is particularly useful as an output buffer for contact cards using a power supply potential different from a potential powering a reader with which the card communicates.Type: GrantFiled: May 13, 2003Date of Patent: October 19, 2004Assignee: STMicroelectronics SAInventors: Olivier Tardieu, Christophe Moreaux, Ahmed Kari
-
Patent number: 6803783Abstract: An apparatus and method for increasing the performance of a common-clock data bus is provided by borrowing time from the common-clock domain timing. The time may be borrowed by dynamically delaying the common-clock before providing it to a receiving path. In a system comprising a plurality of logic devices electrically coupled to a data bus, time may be borrowed from the internal common-clock timing domain of one of the plurality of logic devices when receiving data through the data bus from an external logic device. To prevent race conditions, a logic device of the plurality of logic devices may be configured to switch off the time borrowing when receiving data from an internal driving path. To avoid glitches, the logic device may be configured to switch the time borrowing feature on and off only at select time intervals.Type: GrantFiled: January 31, 2003Date of Patent: October 12, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Zhubiao Zhu, Kenneth Koch, John R. Spencer
-
Patent number: 6798236Abstract: A semiconductor integrated circuit which is supplied with a first power supply voltage and a second power supply voltage from outside so as to operate incorporated circuits, and outputs data at an output terminal, includes an internal circuit that carries out a predetermined function for an input signal, an output circuit which includes a first circuit for converting the signal from the internal circuit into an output signal and a second circuit containing a final stage buffer circuit which outputs, depending on the signal from the first circuit, data to the output terminal; and a switching circuit that switches a power supply voltage supplied to the second circuit, to either the first power supply voltage or the second power supply voltage. A voltage obtained by decreasing the first power supply voltage is supplied to the internal circuit. The first power supply voltage is supplied to the first circuit.Type: GrantFiled: October 17, 2002Date of Patent: September 28, 2004Assignee: Renesas Technology Corp.Inventors: Tadayuki Shimizu, Takafumi Takatsuka, Masaki Tsukude
-
Patent number: 6791357Abstract: The invention relates to an integrated bus signal hold cell that is coupled with a bus line via a common input/output, and that has at least two inverters for holding the last state of the bus line. The outputs of the inverters are coupled with each other's inputs, respectively. The input of the first inverter is coupled with the input/output. The output of the second inverter is coupled with the input/output. An additional input is provided via which the bus signal hold cell can be charged with a defined test signal. The invention also relates to an integrated bus system and a method for driving a bus signal hold cell and a bus system.Type: GrantFiled: April 25, 2002Date of Patent: September 14, 2004Assignee: Infineon Technologies AGInventors: Olivier Caty, Volker Schöber
-
Patent number: 6784693Abstract: An I/O buffer circuit is disclosed which includes protection circuitry to allow the I/O buffer circuit to tolerate multiple voltages. Further, the buffer circuit is adapted to have little to no leakage current. The buffer circuit includes an output portion that consists of a PMOS transistor in series with two NMOS transistors. Further, the PMOS transistor is controlled by a protection circuit that is operative to prevent leakage current.Type: GrantFiled: February 24, 2003Date of Patent: August 31, 2004Assignee: Spreadtrum Communications CorporationInventors: Renyong Fan, Zhaohua Xiao
-
Patent number: 6781414Abstract: In an input/output buffer circuit to which input signal voltage VBUS higher than power source voltage VDD is possibly inputted to an input/output terminal BUS, a gate terminal G3 is controlled by a signal in-phase to a input/output mode switching signal CNT outputted from a buffer circuit 5, and the power source voltage VDD is applied when it is an input mode. When the input signal voltage VBUS is lower than voltage obtained by applying threshold voltage Vthp of PMOS transistor to the power source voltage VDD (VBUS<VDD+Vthp), voltage obtained by subtracting threshold voltage Vthn of NMOS transistor from the power source voltage VDD is applied to a gate terminal G1 (VG1=VDD−Vthn). On condition that Vthn>Vthp, a PMOS transistor P1 gets conductive, whereby the power source voltage VDD is applied to a gate terminal G2 and PMOS transistor P2 is turned off. Thereby, an unnecessary current path is not formed.Type: GrantFiled: April 18, 2002Date of Patent: August 24, 2004Assignee: Fujitsu LimitedInventor: Osamu Uno
-
Patent number: 6770941Abstract: The invention provides a method of producing a semiconductor device conforming to plural supply voltage specifications without increasing the chip size and the production cost, while the device achieves a high-speed performance. The method includes plural processes for forming plural types of MOS transistors supplied with different power supply voltages in correspondence with external power supply voltages, which are comprised of a first process common to the plural types of MOS transistors, a second process following the first process, which is different by each of the plural types of MOS transistors, and a third process following the second process, which is common to the plural types of MOS transistors.Type: GrantFiled: December 5, 2001Date of Patent: August 3, 2004Assignee: Renesas Technology CorporationInventors: Masao Shinozaki, Takashi Akioka, Kinya Mitsumoto
-
Patent number: 6714042Abstract: In a specialized functional region of a programmable logic device, in which certain components may not be used, those components can be placed in a low-power mode so that they do not switch. For example, in an adder which is not being used but is receiving inputs, the current path for the adding circuitry is interrupted, while the output is forced low. If the adder is a carry/look-ahead adder, the GENERATE and PROPAGATE signals normally used in subsequent stages to predict the value of the carry signal are forced to constant values even if the inputs to the adder are changing.Type: GrantFiled: March 6, 2003Date of Patent: March 30, 2004Assignee: Altera CorporationInventors: Chiao Kai Hwang, Gregory Starr, Martin Langhammer
-
Patent number: 6700403Abstract: Data driver systems are provided that have programmable modes of operation to thereby facilitate selection of output signal forms and reduction of output ports in signal conditioning systems (e.g., analog-to-digital converters). The systems effectively reduce pin count by sharing pins between different drivers and selectively configuring the drivers in driver and high output-impedance states.Type: GrantFiled: May 15, 2002Date of Patent: March 2, 2004Assignee: Analog Devices, Inc.Inventor: Christopher Daniel Dillon
-
Patent number: 6693469Abstract: An up to 3× breakdown voltage tristate capable integrated circuit CMOS buffer includes a level shifter circuit and a driver circuit. The driver stage includes a series connected n-channel and p-channel cascode stacks, each including at least three transistors. Dynamic gate biasing is provided for the third n-channel and p-channel cascode transistors to prevent voltage overstress of the cascode transistors. The level shifter circuit includes at least one pseudo N-MOS inverter including an input transistor, a protective cascode stack including at least one n-channel cascode transistor, and a load transistor. The level shifter provides at least one voltage shifted input signal to the driver.Type: GrantFiled: April 23, 2002Date of Patent: February 17, 2004Assignee: Lucent Technologies Inc.Inventor: Vladimir I. Prodanov
-
Patent number: 6690191Abstract: A bi-directional output buffer includes active termination and separate driving and receiving impedances. The buffer has at least a driving mode and a receiving mode. In driving mode, the output impedance of the buffer is calibrated to a specified strength. In receiving mode, the buffer is calibrated to another specified impedance as an active termination. In addition, the buffer may be configured such that resistive components are shared in driving and receiving modes.Type: GrantFiled: December 21, 2001Date of Patent: February 10, 2004Assignee: Sun Microsystems, Inc.Inventors: Chung-Hsiao R. Wu, Jyh-Ming Jong
-
Patent number: 6617892Abstract: In some embodiments, the invention includes an interconnect system having a single ended driver and a single ended hysteretic receiver. A single ended interconnect is coupled between the single ended driver and single ended receiver. In other embodiments, the invention involves an interconnect system including interconnects, single ended drivers, and single ended hysteretic receivers connected to respective ones of the interconnects. The single ended drivers receive respective data-in signals and an enable signal and wherein the drivers transmit interconnect signals on the interconnects when the enable signal is asserted. In yet other embodiments, the invention includes an interconnect system having interconnects, quasi-static drivers and receivers connected to respective ones of the interconnects.Type: GrantFiled: September 18, 1998Date of Patent: September 9, 2003Assignee: Intel CorporationInventors: Ram K. Krishnamurthy, Krishnamurthy Soumyanath
-
Patent number: 6597222Abstract: A circuit for putting an output driver into a high impedance state upon failure of the power supply. This is accomplished by providing a first transistor that is connected between the power supply and the n-well to charge the n-well node of the PMOS drive transistor. Upon failure of the supply voltage, a number of transistors are connected to couple the n-well and a gate of the PMOS drive transistor to the output line, so that they track the voltage level of the output, thereby preventing forward biasing of the P+/n-well diode.Type: GrantFiled: October 15, 2001Date of Patent: July 22, 2003Assignee: Exar CorporationInventors: Loi Thanh Le, Pekka Ojala, Bahram Fotouhi
-
Patent number: 6590418Abstract: A method and apparatus for a programmable output interface which includes a switching device and an output driver. The switching device receives an enable signal, a selection signal, and an information signal. The switching device passes the enable signal or the information signal to an output of the switching device based on the selection signal. An output of the output driver is enabled by the output of the switching device. The output driver receives the information signal and passes the information to the output of the output driver if the output driver is enabled. The selection signal is usable to convert the output driver output to a tri-state output or an open collector output. The enable signal is usable to enable and disable the tri-state when the output driver output is a tri-state output.Type: GrantFiled: December 19, 2001Date of Patent: July 8, 2003Assignee: Intel CorporationInventor: David T. Sams
-
Patent number: 6580290Abstract: An output driver circuit that is compliant to both open collector/drain and stub series-terminated logic (SSTL) specifications and a method of operating the output driver circuit utilize a feedback loop to monitor the voltage on the output terminal of the output driver circuit to selectively deactivate either a pull-up or pull-down device. The use of the feedback loop allows the output driver circuit to float the output terminal when the voltage on the output terminal has exceeded or fallen below a threshold voltage. Consequently, the output driver circuit can provide output signals that are compatible to SSTL specifications by selectively activating one of the pull-up and pull-down devices, or signals that are compatible open collector/drain specifications by selectively deactivating both pull-up and pull-down devices to float the output terminal.Type: GrantFiled: January 22, 2002Date of Patent: June 17, 2003Assignee: Agilent Technologies, Inc.Inventor: Michael A. Robinson
-
Patent number: 6570401Abstract: The protection circuit of the present invention addresses the problem of indeterminate logic levels caused by loss of one of the power supplies in a two-power-supply CMOS integrated circuit. The circuit of the present invention replaces the typical scheme of power supply sequencing to fix the problem. The circuit disclosed herein detects the state of the core voltage and disables the output drivers when the core voltage is detected as being off. The disabled drivers are put into a high impedance state, thereby eliminating the potential for damage and eliminating the need for power supply sequencing. The invention also protects against the sudden loss of the integrated circuit core voltage, VDD, power supply during normal operation.Type: GrantFiled: January 10, 2001Date of Patent: May 27, 2003Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Terry Cain Coughlin, Jr., Douglas Willard Stout