Mosfet Patents (Class 326/97)
  • Patent number: 6911846
    Abstract: The present invention comprises a method and apparatus for an integrated circuit (IC) that uses 1 of N signals to reduce the circuit's wire to wire effective capacitance. The present invention comprises a logic tree circuit coupled to a first 1 of N input signal, a second 1 of N input signal, and a 1 of N output signal where the 1 of N signals' reduce the signal's wire to wire effective capacitance. Other embodiments of the present invention include the use of a 1 of 2 signal, a 1 of 3 signal, a 1 of 4 signal, and a 1 of 8 signal where one and one of the wires of the signal is active.
    Type: Grant
    Filed: February 5, 1998
    Date of Patent: June 28, 2005
    Assignee: Intrinsity, Inc.
    Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
  • Patent number: 6906556
    Abstract: A high-speed domino logic with improved cascode keeper circuit uses an inverter delay element and an additional transistor to introduce a transition delay time and node isolation time to avoid the contest or “fight” between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of high-speed domino logic with improved cascode keeper circuit. The high-speed domino logic with improved cascode keeper circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only a minimum of one new inverter and one new are required, the modification of the invention is space efficient and readily incorporated into existing designs.
    Type: Grant
    Filed: June 30, 2003
    Date of Patent: June 14, 2005
    Assignee: Sun Microsystems, Inc.
    Inventor: Swee Yew Choe
  • Patent number: 6867619
    Abstract: A shift register includes at least one stage circuit that has at least three voltage control switches, a storage element, and a first clock signal, a second clock signal and a third clock signal to control various switches. Input signals are stored in the capacitor and sequentially transferred to the next stage. During transferring to the next stage, pixel switches of one row on the panel display are activated to receive information delivered from the data end for displaying on the pixels. The clock signals have the characteristics that the first clock signal, second clock signal and third clock signal are not at the same certain potential concurrently to prevent the switches of each stage (the second and third switches) from forming a DC path and burning out.
    Type: Grant
    Filed: June 4, 2003
    Date of Patent: March 15, 2005
    Assignee: Wintek Corporation
    Inventors: Rui-Guo Hong, Chih-Chung Chien, Yen-Hua Chen, Shin-Tai Lo
  • Publication number: 20040174189
    Abstract: A circuit is provided which is constituted by TFTs of one conductivity type, and which is capable of outputting signals of a normal amplitude. When an input clock signal CK1 becomes a high level, each of TFTs (101, 103) is turned on to settle at a low level the potential at a signal output section (Out). A pulse is then input to a signal input section (In) and becomes high level. The gate potential of TFT (102) is increased to (VDD−V thN) and the gate is floated. TFT (102) is thus turned on. Then CK1 becomes low level and each of TFTs (101, 103) is turned off. Simultaneously, CK3 becomes high level and the potential at the signal output section is increased. Simultaneously, the potential at the gate of TFT (102) is increased to a level equal to or higher than (VDD+V thN) by the function of capacitor (104), so that the high level appearing at the signal output section (Out) becomes equal to VDD.
    Type: Application
    Filed: November 4, 2003
    Publication date: September 9, 2004
    Applicant: Semiconductor Energy Laboratory Co. Ltd., a Japan corporation
    Inventors: Shou Nagao, Munehiro Azami, Yoshifumi Tanada
  • Patent number: 6750677
    Abstract: A dynamic semiconductor integrated circuit is provided, in which an operation speed is increased, an operation is stabilized, and low power consumption is realized in a system where a NAND dynamic circuit is connected to a NOR dynamic circuit. A compensating circuit is provided, which compensates for a voltage drop at an output node of the NOR dynamic circuit due to a coupling capacitance formed between the output node of the NOR dynamic circuit and an output node of the NAND dynamic circuit, caused when the output node of the NAND dynamic circuit is discharged while the output node of the NOR dynamic circuit holds a charge.
    Type: Grant
    Filed: June 4, 2002
    Date of Patent: June 15, 2004
    Assignee: Matsushita Electric Industrial Co., Ltd.
    Inventor: Masaya Sumita
  • Patent number: 6744285
    Abstract: A method and an apparatus for aligning the phases of clocks of different clock domains of an IC to enable data to be transferred synchronously across the clock domains. The present invention comprises a phase-alignment system that is adjustable via a user interface to enable the clock phases to be adjusted. A user controls the degree of alignment of the phases via the user interface. The present invention enables the phases of clocks of different clock domains to be adjusted even after the IC has been fabricated.
    Type: Grant
    Filed: August 8, 2002
    Date of Patent: June 1, 2004
    Assignee: Agilent Technologies, Inc.
    Inventors: Wayne G. Mangum, Brian C. Miller, Peter J. Meier, Cory Groth
  • Publication number: 20040095160
    Abstract: A domino circuit configuration includes a precharge transistor coupled to a discharge transistor, wherein the precharge transistor and the discharge transistor are not on simultaneously.
    Type: Application
    Filed: November 15, 2002
    Publication date: May 20, 2004
    Inventors: Hiroaki Murakami, Shoji Onishi, Osamu Takahashi
  • Patent number: 6693461
    Abstract: An embodiment zipper circuit achieves reduced leakage current by utilizing four voltages so that FETs in the p-logic blocks and n-logic blocks are reversed biased during a pre-charge phase. The FETs in a logic block are also reversed biased during an evaluation phase if the input voltages to the logic block are such that the logic block is not driven ON during the evaluation phase.
    Type: Grant
    Filed: December 20, 2001
    Date of Patent: February 17, 2004
    Assignee: Intel Corporation
    Inventors: Steven K. Hsu, Ram Krishnamurthy
  • Patent number: 6686776
    Abstract: A coincidence determining circuit determines whether first and second digital data each consisting of a plurality of bits coincide with one another. The coincidence determining circuit includes a wiring and a plurality of bit comparison circuits corresponding in number to the bits. Each bit comparison circuit includes first and second transistors connected in series between the wiring and a power supply line and third and fourth transistors connected in series between the wiring and the power supply line. The first and second transistors receive a first logical signal of an associated bit of the first digital data and an inverted signal of a second logical signal of an associated bit of the second digital data. The third and fourth transistors receive an inverted signal of the first logical signal and the second logical signal. The four transistors of each bit comparison circuit suppress an increase in circuit area.
    Type: Grant
    Filed: February 6, 2002
    Date of Patent: February 3, 2004
    Assignee: Sanyo Electric Co., Ltd.
    Inventors: Kohji Sakata, Hirofumi Saitoh
  • Patent number: 6677783
    Abstract: A high-speed, state-preserving, race-reducing, wide-pulsed clock domino design style. For one aspect, a pipestage in accordance with the wide-pulsed clock design style includes one or more domino logic stages and a wide-pulsed clock generator to provide a wide-pulsed clock signal to control evaluation of the one or more domino logic stages in response to receiving a two-phase input clock signal. The wide-pulsed clock signal has a pulse width that tracks a phase width of the input clock signal over a first frequency range where the first frequency range extends at least from a predetermined fraction of a nominal clock frequency to an upper frequency limit for the circuit. For one aspect, ratio logic is coupled to at least one of the domino stages. The wide-pulsed clock signal provides sufficient time for the one or more domino logic stages to evaluate while preventing infinite or very long contention in one or more ratio logic stages when the input clock signal is stopped or slowed down significantly.
    Type: Grant
    Filed: December 31, 2001
    Date of Patent: January 13, 2004
    Assignee: Intel Corporation
    Inventor: Samie B. Samaan
  • Patent number: 6590423
    Abstract: A method of using low voltage-swing clocks (512) with CMOS latches (502-522, 504-524) and with bi-CMOS latches (904-914, 906-916) and associated circuit structures to reduce power requirements of these circuits compared to conventional CMOS and bi-CMOS circuits. Also, a method of using low voltage-swing clocks (1136) to control CMOS (FIG. 11) and bi-CMOS dynamic logic. The power consumption of CMOS and bi-CMOS microprocessors and other chips can be substantially reduced by using low voltage-swing clocks, with savings of up to 60% to 80% of the normal clock power at speeds comparable to using normal latches and dynamic logic gates, with noise margins sufficient for safe operation.
    Type: Grant
    Filed: April 14, 1997
    Date of Patent: July 8, 2003
    Inventor: Derek Wong
  • Patent number: 6549040
    Abstract: A circuit including a clock signal input to receive a clock signal, at least one data signal input to receive at least one data signal, and a multiple input conditional inverter to receive the clock signal and the data signal, and to generate a dynamic output. The circuit also includes a conditional keeper circuit to charge a dynamic output node when the clock is evaluating and the dynamic output is high.
    Type: Grant
    Filed: June 29, 2000
    Date of Patent: April 15, 2003
    Assignee: Intel Corporation
    Inventors: Atila Alvandpour, Krishnamurthy Soumyanath, Ram K. Krishnamurthy
  • Patent number: 6462581
    Abstract: A circuit and a method to realize a programmable delay between two adjacent signal paths, each having a different timing domain. In a preferred embodiment, each signal path is a stage of domino logic and the programmable delay is positioned at the boundary to adjust the timing between the two stages. The delay is programmed depending upon the value of an input signal to be either a static delay and hence part of the first stage of domino logic; or a dynamic delay to be part of a subsequent stage of domino logic. Critical paths can easily be balanced after fabrication, either at wafer test or once the circuit is mounted on an integrated chip and then tested, with the programmable gate as disclosed herein.
    Type: Grant
    Filed: April 3, 2000
    Date of Patent: October 8, 2002
    Assignee: International Business Machines Corporation
    Inventors: Andrew Douglas Davies, Salvatore N. Storino
  • Patent number: 6459302
    Abstract: A D-FF circuit comprises: a master flip-flop and a slave flip-flop which operate in accordance with a plurality of clock signals generated by a clock signal generating circuit; wherein the slave flip-flop comprises: a clocked inverter which is disposed on a first stage of the slave flip-flop and which operates in accordance with at least one of the plurality of clock signals generated by the clock signal generating circuit, and a two-stage inverter which is connected in series with an output terminal of the clocked inverter.
    Type: Grant
    Filed: March 27, 2001
    Date of Patent: October 1, 2002
    Assignee: Ando Electric Co., Ltd.
    Inventor: Kazuo Nakaizumi
  • Patent number: 6448816
    Abstract: A method and apparatus for operating logic circuitry with recycled energy. An energy storage device such as an inductor collects energy that used to operate logic circuitry during a first phase of a clock cycle and returns the collected energy back to the circuit during a second phase of the clock cycle. An adaptive circuit senses the collected energy that is returned to the logic circuit during the second phase of the clock cycle to determine whether the energy has fallen below a predetermined limit. If so, the adaptive circuit supplies any needed energy during the second phase of the clock cycle. The inductor that collects energy used to operate the logic circuitry and the inherent capacitance of the logic circuitry form a resonant circuit that operates in synchronism with the clock cycle, the inductor storing energy during the first phase and returning the energy to the inherent capacitance of the logic circuitry during the second phase.
    Type: Grant
    Filed: July 11, 2000
    Date of Patent: September 10, 2002
    Assignee: Piconetics, Inc.
    Inventor: Jianbin Wu
  • Patent number: 6441648
    Abstract: A double data rate dynamic logic gate in which an evaluation phase is performed for each phase of a clock signal. In one embodiment, an nMOSFET pull-down logic unit is clocked by two nMOSFETs switched in complementary fashion, and dynamic latches provide the output signals. In another embodiment, two nMOSFET pull-down logic units are employed, each clocked by an nMOSFET in complementary fashion, and a static logic unit provides the output signals.
    Type: Grant
    Filed: May 9, 2001
    Date of Patent: August 27, 2002
    Assignee: Intel Corporation
    Inventors: Steven K. Hsu, Shih-Lien L. Lu, Ram Krishnamurthy
  • Patent number: 6429688
    Abstract: A semiconductor integrated circuit includes a first transistor of a first conductivity-type having a source connected to a first source line and a drain; a second transistor of a second conductivity-type having a source connected to a second source line and a drain; and a plurality of third transistors of the second conductivity-type connected in series between the drain of the first transistor and the drain of said second transistor, each of said third transistors having a gate for receiving an input signal. The second transistor and at least one and not all of the third transistors have a threshold voltage lower than a threshold voltage of the others of the third transistors.
    Type: Grant
    Filed: March 6, 2001
    Date of Patent: August 6, 2002
    Assignee: NEC Corporation
    Inventor: Yasuhiko Hagihara
  • Patent number: 6429687
    Abstract: A semiconductor integrated circuit device comprises: a clock driver for outputting a clock signal; a clock wiring which is driven by the clock driver for transmitting the clock signal; a plurality of logic circuits which are connected to the clock wiring to be synchronously operated in response to the clock signal; and a plurality of delay circuits, each of which is provided between a corresponding one of the logic circuits and the clock wiring for delaying the clock signal, wherein a delay amount of each of the delay circuits is designed so that the delay amounts of the clock signal from the output of the clock driver to the inputs of the logic circuits are equal to each other. Thus, it is possible to reduce clock skew and to evade an increase in layout area.
    Type: Grant
    Filed: January 24, 2000
    Date of Patent: August 6, 2002
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Fujio Ishihara, Yukihiro Urakawa, Yukihiro Fujimoto
  • Patent number: 6429711
    Abstract: A circuit including a data signal input to receive a data signal, a clock signal input to receive a clock signal, a clocking circuit to generate control clocks, and a multiple input conditional inverter to receive the data signal and control clocks, and to generate an output. The circuit also includes at least one stack node pre-charging transistor coupled to a high signal transfer node in the multiple input conditional inverter and at least one stack node pre-discharging transistor coupled to a low signal transfer node in the multiple input conditional inverter. A keeper circuit receives the output of the multiple input conditional inverter and a buffer circuit receives the output of the multiple input conditional inverter and generates the circuit output.
    Type: Grant
    Filed: June 30, 2000
    Date of Patent: August 6, 2002
    Assignee: Intel Corporation
    Inventors: James W. Tschanz, Manoj Sachdev, Siva G. Narendra, Vivek K. De
  • Patent number: 6420915
    Abstract: A signal comparison system determines whether a data signal is transitioning close to transitions of its clock signal, thereby causing possible errors in the sampling of the data signal. The signal comparison system includes a plurality of latches that receive a first signal and a second signal and that transmit a respective value of the first signal in response to a transition of the second signal. Delay mechanisms delay the transition of the second signal before the transition is received by latches so that the transition is delayed different amounts relative to each of the latches. A feedback mechanism receives the values transmitted by the latches and determines whether these values are logically equivalent. The feedback mechanism then transmits a feedback signal in response to a determination that one of the values is logically different than another of the values.
    Type: Grant
    Filed: March 15, 2001
    Date of Patent: July 16, 2002
    Assignee: Agilent Technologies, Inc.
    Inventor: Bruce A. Erickson
  • Patent number: 6412061
    Abstract: A method of dynamically adjusting a multiple stage pipeline to execute one of a set of instructions, wherein each stage has a latency and performs a selected data operation. An instruction to be executed is received and a number of stages of the pipeline is selected to execute the instruction as needed to perform a corresponding data operation. Unnecessary stages are bypassed to a reduced latency and the instruction is executed with the selected stages.
    Type: Grant
    Filed: January 14, 1998
    Date of Patent: June 25, 2002
    Assignee: Cirrus Logic, Inc.
    Inventor: Thomas Anthony Dye
  • Patent number: 6404239
    Abstract: A semiconductor integrated circuit device is composed of logic gates each provided with at least two MOS transistors. The logic gates are connected to a first potential point and a second potential point. The semiconductor integrated circuit device includes a current control device connected between the logic gate and the first potential point and/or between the logic gate and the second potential point for controlling a value of a current flowing in the logic gate depending on an operating state of the logic gate. The circuit can be used in devices that cycle in operation between high and low power consumption modes, such as microprocessors that have both an operation mode and a low power back-up or sleep mode used for power reduction.
    Type: Grant
    Filed: July 10, 2000
    Date of Patent: June 11, 2002
    Assignee: Hitachi, Ltd.
    Inventors: Takayuki Kawahara, Ryoichi Hori, Masashi Horiguchi, Ryoichi Kurihara, Kiyoo Itoh, Masakazu Aoki, Takeshi Sakata, Kunio Uchiyama
  • Patent number: 6377080
    Abstract: A logic circuit includes a dynamic logic stage driving a dynamic evaluation stage. The dynamic logic stage responds to input signals and a clock wave to derive an output signal that is a logic function of the input signals. The output signal is derived only during a first portion of each cycle of the clock wave. The evaluation stage responds to the output signal only during an initial segment of the first portion of each clock wave cycle.
    Type: Grant
    Filed: April 28, 2000
    Date of Patent: April 23, 2002
    Assignee: Hewlett-Packard Company
    Inventor: Barry J Arnold
  • Patent number: 6373290
    Abstract: A logic gate includes a logic circuit having an input node and an output node, an enabling transistor coupled between a first power supply node and the output node, the enabling transistor adapted to couple the output node to the first power supply node during an evaluation phase in the logic gate, and a pre-charge transistor coupled between the output node and a second power supply node, the pre-charge transistor adapted to couple the output node to the second power supply node during a pre-charge phase in the logic gate.
    Type: Grant
    Filed: August 30, 2000
    Date of Patent: April 16, 2002
    Assignee: Micron Technology, Inc.
    Inventor: Leonard Forbes
  • Patent number: 6346836
    Abstract: A synchronizing stage for synchronizing asynchronous signals provides for a signal stage to be connected in parallel with a clocked input stage and a holding stage that is clocked in anti-phase. The signal stage is clocked in anti-phase with the input stage. An output stage is connected downstream of the parallel circuit. The synchronizing stage reduces the probability of a metastable state in the event of overlapping and non-overlapping clock signals and ensures the reliable transfer of an input datum to the output of the synchronizing stage.
    Type: Grant
    Filed: March 31, 2000
    Date of Patent: February 12, 2002
    Assignee: Infineon Technologies
    Inventors: Dirk Wieberneit, Wilhelm Schmid
  • Patent number: 6323688
    Abstract: A pipelined domino architecture includes pairs of pipeline stages each comprising a first active clocked stage and a number of subsequent self-reset logic gates. Each pipeline stage is clocked by one or the other of a clock signal. Each active clocked stage and self-reset logic gate of any particular pipeline state includes a reset circuit to reset the output of such stage or gate at the conclusion of an evaluation period that is initiated by a phase of the clock signal. Only the active clocked stage is clocked; the self-reset logic stages rely upon the reset of the output of the active clocked stage to generate the necessary reset signals that will reset their respective outputs.
    Type: Grant
    Filed: March 8, 2000
    Date of Patent: November 27, 2001
    Assignee: Elbrus International Limited
    Inventors: Andrew V. Podlesny, Alexander V. Malshin
  • Patent number: 6233707
    Abstract: The present invention allows the logic state of a clocked precharge (CP) logic gate to be tested when stopping or starting the logic gate's clock and comprises a plurality of clock signals with overlapping phases and a plurality of CP logic gates coupled in series. Each CP logic gate of the plurality of CP logic gates is coupled to an individual clock signal. The present invention further comprises one or more signal keeper devices coupled to certain individual CP logic gates in the critical path of the logic state. The signal keeper device allows the state of the plurality of CP logic gates to be tested when stopping or starting the individual clock signal of an individual logic gate of said plurality of logic gates. The present invention is suitable for a variety of testing techniques that includes IDDQ, scan testing, and hardware emulation testing.
    Type: Grant
    Filed: October 27, 1998
    Date of Patent: May 15, 2001
    Assignee: Intrinsity, Inc.
    Inventors: Terence M. Potter, James S. Blomgren, Anthony M. Petro, Stephen C. Horne
  • Patent number: 6175253
    Abstract: A driver to drive a bus with a pullup and a pulldown transistor according to a data signal during a drive phase and to charge or discharge the bus to intermediate voltage levels during a precondition phase using the pullup and pulldown transistors, the driver comprising a buffer and latch to latch the bus voltage at the end of a drive phase; a precondition circuit responsive to the latch to switch ON a pullup transistor at the beginning of a precondition phase when the bus voltage was LOW in the previous drive phase so as to charge the bus voltage to a first voltage less than a supply voltage, and to switch ON a pulldown transistor at the beginning of the precondition phase when the bus voltage was HIGH in the previous drive phase so as to discharge the bus voltage to a second voltage above ground.
    Type: Grant
    Filed: March 31, 1998
    Date of Patent: January 16, 2001
    Assignee: Intel Corporation
    Inventors: Subramaniam Maiyuran, Sanjay Dabral, Thu M. Do, Scott E. Siers, Mehrdad Mohebbi
  • Patent number: 6163173
    Abstract: Methods and apparatus are provided for implementing adjustable logic threshold in dynamic circuits. The dynamic circuit includes an intermediate precharge node. An output logic stage is connected to the intermediate precharge node. A threshold adjustment circuit is connected to the output logic stage. The threshold adjustment circuit receives a selection input to adjust a threshold of the output logic stage. The threshold adjustment circuit is formed of a first transistor and a second transistor coupled in parallel with a pair of series connected transistors included in the output logic stage. One or both of the first transistor and second transistor are selectively activated to adjust the threshold of the output logic stage.
    Type: Grant
    Filed: May 5, 1999
    Date of Patent: December 19, 2000
    Assignee: International Business Machines Corporation
    Inventors: Salvatore N. Storino, Gregory John Uhlmann, Robert Russell Williams
  • Patent number: 6133758
    Abstract: A method and apparatus is provided for changing a self-timed circuit into a self-resetting circuit to reduce the inherent delay of the self-timed circuit by an amount of latency between the assertion of the data and the assertion of the valid signal. Circuitry is provided to enable the effective de-coupling of the self-timing operation to enable data to move through the logic circuitry without the latency associated with the reception and generation of "valid" and "complete" signals being necessary. On the "receiving" side (the circuit being set into self-resetting mode), the logic circuit does not have to wait for the reception of the "valid" signals to begin operation. On the "driving" side (the circuit sending the data), the logic circuit does not have to wait for the "completion" signal to arrive to permit a new operation to occur.
    Type: Grant
    Filed: May 29, 1998
    Date of Patent: October 17, 2000
    Assignee: International Business Machines Corporation
    Inventors: Christopher McCall Durham, Peter J. Klim
  • Patent number: 6124735
    Abstract: The present invention comprises a logic device with improved capacitance isolation and a design methodology for reducing unwanted parasitic capacitance in logic circuits. The logic device further comprises an output signal having a first internal evaluate node and a second evaluate node. Additionally, the logic device comprises a first input signal that has a first input wire and a second input wire where the first input wire corresponds to a first possible value of the first input signal and the second input wire corresponds to a second possible value of the first input signal. The logic device further comprises a first plurality of intermediate nodes that includes a first intermediate node. Additionally, the logic device includes a first plurality of transistors that further includes a first transistor coupling the first internal evaluate node to the first intermediate node and being gated by the first wire of the first input signal.
    Type: Grant
    Filed: December 10, 1998
    Date of Patent: September 26, 2000
    Assignee: Intrinsity, Inc.
    Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
  • Patent number: 6118304
    Abstract: The present invention comprises a plurality of clock signals with an approximately 50% duty cycle and overlapping phases. The phases of the plurality of clocks are such that the phase of an individual clock signal overlaps the phase of an earlier clock signal by an amount equal to the overlap of the phase of the next clock signal. The present invention further comprises a plurality of clocked precharge (CP) logic gates coupled in series. An individual CP logic gate couples to an individual clock signal though the CP logic gate's evaluate device. For the data flow through the individual CP logic gate, the logic gate receives its data input from an earlier CP logic gate in the series and passes to the next CP logic gate in the series. The earlier CP logic gate couples to an earlier phase clock signal, and the next CP logic gate couples to the next phase clock signal.
    Type: Grant
    Filed: October 27, 1998
    Date of Patent: September 12, 2000
    Assignee: Intrinsity, Inc.
    Inventors: Terence M. Potter, James S. Blomgren, Anthony M. Petro, Stephen C. Horne
  • Patent number: 6111432
    Abstract: A symmetric adapter unit for switching a logic signal implemented in CMOS technology that includes a control module for transmission and non-transmission of the logic signal, receiving this logic signal and a control logic signal to deliver a first and a second asymmetric switching control signal. A bistable type switching module receives the first and the second switching control signal and delivers a logic signal adapted in phase with the logic signal or a substantially constant signal to the output terminal, constituting a high impedance output.
    Type: Grant
    Filed: August 10, 1998
    Date of Patent: August 29, 2000
    Assignee: MHS
    Inventors: Remi Gerber, Viry Chea Chan
  • Patent number: 6107834
    Abstract: An embodiment of the present invention includes a switchable conductive pathway between a number of intermediate nodes in a domino stage, up to and including every intermediate node, and a voltage source. In operation, this circuit configuration prevents the problems associated with charge sharing. The voltage, at the voltage source which is coupled to the intermediate nodes, is substantially equal to the voltage at a voltage source that is coupled by way of a domino precharge circuit to the output node of the domino stage. The switchable conductive pathways are switched on at the start of the precharge phase, and switched off at the beginning of the evaluation phase. In this way, intermediate node voltages in a domino stage are actively maintained, even after the main precharge control signal has been deasserted. Active maintenance of the intermediate nodes is suspended during the evaluation phase.
    Type: Grant
    Filed: October 30, 1998
    Date of Patent: August 22, 2000
    Assignee: Intel Corporation
    Inventors: Kevin Dai, Terry Chappell
  • Patent number: 6094071
    Abstract: A system and method for initializing a threshold voltage level of a dynamic circuit prior to a transition of said dynamic circuit from a passive mode to an active mode. A dynamic logic circuit has a runtime operation that alternates between an active and a passive mode and includes at least one transistor having a floating body and a threshold voltage level. A switching device within the dynamic logic circuit forms a means from which the floating body draws an electric charge during the passive mode, thereby altering the threshold voltage level. The switching device receives a clock input signal during the dynamic circuit's active mode.
    Type: Grant
    Filed: March 15, 1999
    Date of Patent: July 25, 2000
    Assignee: International Business Machines Corporation
    Inventors: Michael Kevin Ciraula, Visweswara Rao Kodali
  • Patent number: 6046607
    Abstract: A semiconductor integrated circuit has an integrally formed logic circuit that is controlled by clock signals. The semiconductor integrated circuit includes a clock signal delay device that generates a plurality of clock signals having phases that are shifted from each other by a small amount with respect to a reference clock signal. The logic circuit is divided into a plurality (N number) of circuit blocks so that each of the circuit blocks is controlled by each of the associated plurality of clock signals to reduce noises. Noises in a CMOS integrated circuit are also reduced by controlled reference clock signals. A CMOS integrated circuit includes at least one CMOS gate with an input terminal being commonly connected to gates of a PMOS transistor and an NMOS transistor, and a latch circuit for transmitting data to the input terminal of the CMOS gate by clock signal control.
    Type: Grant
    Filed: August 13, 1997
    Date of Patent: April 4, 2000
    Assignee: Yamaha Corporation
    Inventor: Takayuki Kohdaka
  • Patent number: 6037804
    Abstract: A reduced-power integrated circuit includes a circuit data input, a circuit data output, and at least one row of dynamic logic. The row of dynamic logic includes a row clock input, a row data input, and a row data output coupled to the circuit data output, where a value received at the row data input is derived from the value at the circuit data input. The integrated circuit further includes a comparator that compares current and previous values at the circuit data input and a switch that selectively sets the row clock signal received at the row clock input to an inactive state and temporarily maintains the row clock signal in the inactive state in response to the comparator detecting that the current previous values of at the circuit data input are equivalent. Consequently, the row of dynamic logic does not (and need not) reevaluate the circuit data input value, and power dissipation is reduced.
    Type: Grant
    Filed: March 27, 1998
    Date of Patent: March 14, 2000
    Assignee: International Business Machines Corporation
    Inventors: Christopher McCall Durham, Visweswara Rao Kodali, Michael Ju Hyeok Lee, Douglas Ele Martin, Harsh Dev Sharma
  • Patent number: 6005416
    Abstract: A logic circuit family implements self-resetting CMOS logic array macros (SLAMs) which include a plurality of inputs to which a plurality of data input signals can be applied; a plurality of input buffers coupled to receive the input signals from the inputs; a NOR circuit coupled to receive the outputs of the input buffers and a pulsed logic timing signal synchronized within a predefined window with the arrival of the data input signals; an output buffer coupled to receive the output of the NOR circuit; and an output at which a data output signal is produced, with the output signal being a logical NOR of the data input signals; and with each of the NOR circuit, the plurality of input buffers, and the output buffer optionally having a separate reset input to reset it to a standby state. The SLAMs address the very high pressure on the performance of both control logic and control logic design systems.
    Type: Grant
    Filed: May 2, 1997
    Date of Patent: December 21, 1999
    Assignee: International Business Machines Corporation
    Inventors: Michael Patrick Beakes, Barbara Alana Chappell, Terry Ivan Chappell, Gary S. Ditlow, Barry Lee Dorfman, Bruce Martin Fleischer, Vinod Narayanan, David James Widiger
  • Patent number: 5990706
    Abstract: A CMOS logic circuit consists of a domino gate serving as a logic gate 1 not disposed on a critical path and operating on a lower supply voltage (VDDL) and another domino gate serving as a logic gate 2 operating on a higher supply voltage (VDDH). An output of the logic gate 1 is an input to the logic gate 2. No level converter is arranged between the logic gates 1 and 2, and therefore, the power dissipation of the CMOS logic circuit is small. The CMOS logic circuit is designed according to a method that satisfies timing requirements and maximizes the number of logic gates that operate on the lower supply voltage (VDDL).
    Type: Grant
    Filed: March 28, 1997
    Date of Patent: November 23, 1999
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Nobu Matsumoto, Kimiyoshi Usami, Jun-ichi Tsujimoto
  • Patent number: 5986476
    Abstract: A gate for use in a logic cascade is described. The gate comprises two evaluate and precharge network pairings. One of the evaluate networks generates an output signal, while the other evaluate network generates an output complement signal. Each of the evaluate networks further has a precharge network associated therewith. Each of the evaluate and precharge networks is coupled to a common power rail, which carries a power clock signal, so as to provide an approximately constant capacitive load to a power clock signal generation circuit. Each of the evaluate networks further includes a principle MOSFET switch and a complementary MOSFET switch, the complimentary MOSFET switch having a threshold voltage different from that of the principle MOSFET switch.
    Type: Grant
    Filed: August 8, 1997
    Date of Patent: November 16, 1999
    Assignee: Intel Corporation
    Inventor: Vivek K. De
  • Patent number: 5952859
    Abstract: A dynamic set/reset circuit is provided with a first feedback line and a second feedback line. The first feedback line provides an interlocked feedback signal which permits high frequency operation of the set/reset circuit. The second feedback line prevents the interlocked feedback signal from causing the circuit to improperly change state until the next cycle of the circuit. In this manner, the circuit will operate properly despite an unexpectedly wide pulse on an input line. The dual feedback can be used on the set or reset inputs of a set/reset circuit, or both, and the set/reset circuit can be used in various logic and high speed applications, such as within a microprocessor.
    Type: Grant
    Filed: March 9, 1998
    Date of Patent: September 14, 1999
    Assignee: Sun Microsystems, Inc.
    Inventors: Song Kim, Hao Chen
  • Patent number: 5900744
    Abstract: A method and apparatus for providing a high speed tristate buffer. The buffer includes a p-channel pull-up transistor and a transfer gate. The source of the transistor is coupled to a voltage supply. The drain of the transistor is coupled to the buffer output. The gate of the transfer gate is coupled to a first clock source. The input to the transfer gate is a second clock source, and the output of the transfer gate is coupled to the gate of the p-channel transistor.
    Type: Grant
    Filed: December 30, 1996
    Date of Patent: May 4, 1999
    Assignee: Intel Corporation
    Inventors: Bharat K. Bisen, Sudarshan Kumar
  • Patent number: 5900758
    Abstract: A dynamic latch circuit or a dynamic flip-flop circuit of the present invention includes a transfer gate to be controlled by a clock and provided with a complementary configuration using a P-channel and an N-channel MOS (Metal Oxide Semiconductor) transistor. The transfer gate allows the individual node included in the circuit to fully swing between a high potential power source and a low potential power source. This causes a minimum of decrease to occur in an ON current for driving the respective node and thereby realizes high-speed operation. Further, the balance of the rising time and falling time of an output signal is improved, reducing the deviation of the duty of the output signal from 50%. The circuit is therefore operable with sufficient operation margins at positive- and negative-going edges. Consequently, the entire macrocircuit using the circuit of the present invention can have its operation frequency and therefore power consumption lowered.
    Type: Grant
    Filed: June 17, 1997
    Date of Patent: May 4, 1999
    Assignee: NEC Corporation
    Inventor: Hiroshi Kanno
  • Patent number: 5892373
    Abstract: A gated clock driver is configured to provide an enable signal and a gated clock signal at each of a plurality flip-flops. One of the p-channel transistors of the gated clock driver's NOR gate is distributed to each of the flip-flops or latches in the system. Additionally, an extra n-channel transistor is provided in the gated clock circuit to form an inverter with the nondistributed p-channel transistor. More particularly, the p-channel transistor that is driven by the system clock input is distributed to each of the flip-flops. Similarly, the enable input (at the output of the new inverter) is distributed to each of the flip-flops. Since the gated clock signal cannot be generated without the enable signal being high and the system clock being low, distributing enable and the p-channel transistor which receives the system clock as an input minimizes clock skew as compared to flip-flops with a completely shared clock gating clock.
    Type: Grant
    Filed: January 29, 1997
    Date of Patent: April 6, 1999
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Raghuram S. Tupuri, Stephen C. Horne
  • Patent number: 5886540
    Abstract: An evaluation phase expansion system for increasing the operating frequency of a dynamic logic circuit which includes a plurality of logic stages. The plurality of logic stages are partitioned into a first set of logic stages which are responsive to an early clock signal and which evaluate in an early evaluate phase and a second set of logic stages which are responsive to a late clock signal and which evaluate in a late evaluate phase. The late evaluate phase of the late clock signal commences during the early evaluate phase of the early clock signal and terminates during an early pre-charge phase of the early clock signal in order to artificially induce clock asymmetry to compensate for logic asymmetry in alternating pipeline phases of the dynamic logic circuit.
    Type: Grant
    Filed: May 31, 1996
    Date of Patent: March 23, 1999
    Assignee: Hewlett-Packard Company
    Inventor: Paul L. Perez
  • Patent number: 5841298
    Abstract: A pipeline-able asynchronous logic circuit is provided that implements a subfunction of a logic function that is distributed into multiple sequential subfunctions. Each subsequent subfunction is applied to a result of an immediately preceding subfunction of the sequence. The asynchronous logic circuit has an output node and a differential logic circuit connected to the output node via a first path. The differential logic circuit applies a particular subfunction to an inputted signal to produce a result signal. The asynchronous logic circuit also has a sense amplifier that is connected to the output node via a second path which is distinct from the first path. The sense amplifier, in response to being enabled, amplifies the result signal produced by the differential logic circuit. The sense amplifier outputs the amplified result signal onto the output node.
    Type: Grant
    Filed: April 25, 1996
    Date of Patent: November 24, 1998
    Assignee: Industrial Technology Research Institute
    Inventor: Hong-Yi Huang
  • Patent number: 5828234
    Abstract: The pulsed reset single phase dynamic logic of the present invention reorders the conventional modes of operation such that in a single cycle of operation of a domino logic circuit, reset occurs first, followed sequentially by gap2, evaluation and gap1. To reset each domino stage prior to evaluating, a reset pulse is propagated to each domino stage, with an evaluate signal arriving at each stage as the reset pulse is ending. The circuit configuration of the present invention creates a different, but shorter and easier to manage set of race conditions. The present invention permits the creation of faster and more robust circuit designs.
    Type: Grant
    Filed: August 27, 1996
    Date of Patent: October 27, 1998
    Assignee: Intel Corporation
    Inventor: Milo David Sprague
  • Patent number: 5825208
    Abstract: According to the present invention, a domino CMOS logic circuit having a plurality of stages for evaluating logic signals is provided. In one embodiment, the domino CMOS logic circuit includes at least one stage which has a logic block that includes a plurality of logic devices, inputs and outputs, and a precharge/evaluate circuit. In a more specific embodiment, the circuit includes a first transistor having a source connected to a supply voltage, a gate connected to a delayed clock signal, and a drain, a second transistor having a source connected to the drain of the first transistor, a gate connected to a clock signal, and a drain connected to the outputs of the logic block.
    Type: Grant
    Filed: May 20, 1996
    Date of Patent: October 20, 1998
    Assignee: International Business Machines Corporation
    Inventors: Howard Lawrence Levy, Salim Ahmed Shah
  • Patent number: RE37577
    Abstract: A user configurable circuit contains clock logic, a switching element and a data path circuit. Input data is received in the switching element, and the switching element and the data path circuit constitute the entire data path for the circuit. A plurality of user configurable inputs are received to configure the circuit for a particular user application. The clock logic and the switching element implement a logic function that is configurable by the user configurable inputs. The logic function is pre-processed in the clock logic so that minimal delay occurs in the data path. In addition, the propagation delay through the switching element and the register is independent of the user configurable inputs. The user configurable circuit of the present invention has application for use as a macro cell for a programmable logic device permitting the user to configure the circuit as a D-type flip-flop, a T-type flip-flop. In addition, the user selects the polarity for the output circuit.
    Type: Grant
    Filed: March 24, 1998
    Date of Patent: March 12, 2002
    Assignee: Cypress Semiconductor Corporation
    Inventors: Lin-Shih Liu, Syed Babar Raza, Hagop Nazarian, George M. Ansel, Stephen M. Douglass, Jeffrey Scott Hunt
  • Patent number: RE36292
    Abstract: The device comprises a first chain of scanning cells located at the stimulation input of each respective functional block of the integrated circuit and a second chain of scanning cells located at the assessment output of each respective functional block of the integrated circuit. Each cell comprises a master part, a slave part and switching circuit to alternately enable the master and slave parts under the control of respective master clock and slave clock signals coincident with opposite phases of a scanning clock signal having a substantially square wave. With each pair of chains of scanning cells there are associated clock generators to locally obtain the master and slave clocks from the scanning clock.
    Type: Grant
    Filed: June 23, 1997
    Date of Patent: September 7, 1999
    Assignee: STMicroelectronics, Inc.
    Inventors: Flavio Scarra, Maurizio Gaibotti