Complementary Clock Inputs Patents (Class 327/201)
-
Patent number: 7427875Abstract: Signal delivery delay margin of a bypass flip-flop circuit is stabilized during high-frequency operation. An input controller for logically operating a bypass signal and a clock produces first and second output signals having different states depending on whether or not the bypass signal is activated. A latch circuit latches input data based on the first and second output signals. A latch controller logically operates the bypass signal and input data to generate a third output signal having a different state depending on whether or not the bypass signal is activated. An output controller is switched in response to the states of the first and second output signals for logically combining an output signal selected from the latch circuit and the third output signal to provide the output signal.Type: GrantFiled: June 30, 2006Date of Patent: September 23, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyung-Hoon Kim, Tae-Heui Kwon
-
Patent number: 7388416Abstract: A latch circuit includes a voltage driven type data reading unit and a voltage driven type data holding unit, and operates based on a clock signal that is supplied from an outside source. The data reading unit reads both a first input data and a second input data, and outputs both a first output data and a second output data based on both the first input data and the second input data, while the data holding unit holds both the first output data and the second output data. Both the first input data and the second input data are differential signals, and both the first output data and the second output data are differential signals that have phases that are inverted.Type: GrantFiled: July 25, 2005Date of Patent: June 17, 2008Assignee: Fujitsu LimitedInventor: Masazumi Marutani
-
Publication number: 20080136481Abstract: An edge triggered flip-flop circuit is disclosed with a clock signal, an input signal, a switch module using the clock signal for defining a data passing window, and a latch module for receiving the input signal during the data passing window.Type: ApplicationFiled: September 5, 2006Publication date: June 12, 2008Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Kenneth Chiakun Weng, Pin-Lin Chiu
-
Patent number: 7382161Abstract: A non-inverting dynamic register includes a domino stage, a mux, and an output stage. The domino stage evaluates a logic function based on at least one input data signal and a pulsed clock signal, and opens an evaluation window when the pulsed clock signal goes low, and pulls a pre-discharged node high if it evaluates, and keeps the pre-discharged node low if it fails to evaluate. The mux pulls a feedback node high if the pre-discharged node goes high during the evaluation window, and pulls the feedback node low if the pre-discharged node is low during the evaluation window. The output stage is coupled to the pre-discharged node and the feedback node. The output stage provides an output signal based on states of the pre-discharged and the feedback nodes.Type: GrantFiled: August 11, 2006Date of Patent: June 3, 2008Assignee: Via Technologies, Inc.Inventors: James R. Lundberg, Raymond A. Bertram
-
Patent number: 7348806Abstract: A non-inverting dynamic register includes a domino stage, a mux, and an output stage. The domino stage evaluates a logic function based on at least one input data signal and a pulsed clock signal, and opens an evaluation window when the pulsed clock signal goes high, and pulls a pre-charged node low if it evaluates, and keeps the pre-charged node high if it fails to evaluate. The mux pulls a feedback node low if the pre-charged node goes low during the evaluation window, and pulls the feedback node high if the pre-charged node is high during the evaluation window. The output stage is coupled to the pre-charged node and the feedback node. The output stage provides an output signal based on states of the pre-charged and the feedback nodes.Type: GrantFiled: August 11, 2006Date of Patent: March 25, 2008Assignee: Via Technologies, Inc.Inventors: James R. Lundberg, Raymond A. Bertram
-
Patent number: 7301381Abstract: A clocked state circuit can include a transmission gate configured to clock an output of a master terminal to an input of a slave terminal responsive to a clock signal or a delayed clock signal coupled to the transmission gate.Type: GrantFiled: August 1, 2005Date of Patent: November 27, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Young-chul Rhee, Sung-we Cho
-
Patent number: 7276958Abstract: A voltage supply circuit which suppresses generation of current spikes in the power source current in operation, reduce noise, simplify the circuit configuration, and decrease the cost. Clock signal CLK at a prescribed frequency is supplied to charge pump driver (10); current sources IS1, IS2, . . . IS6 work at timing set with clock signal CLK to output driving currents; and, corresponding to the driving currents, capacitors C1, C2 . . . are alternately charged or discharged; the charge stored in the capacitor of a preceding stage is sequentially sent to the later capacitor stage, and a boosted voltage higher than power source voltage Vcc is obtained at output terminal T2. In the charge pump type booster, since capacitors are driven with current sources, it is possible to reduce spike noise in the boosting operation, and influence on other analog circuits can be suppressed.Type: GrantFiled: November 4, 2002Date of Patent: October 2, 2007Assignee: Texas Instruments IncorporatedInventors: Fumiaki Miyamitsu, Eizo Fukui
-
Patent number: 7233184Abstract: A configurable latch comprises a dual master stages arranged in parallel to share a single output node. The configurable latch provides a single slave stage at the single output node to be shared between the two master stages. Pass gates controlled by various phases of an input clock, controls access to the slave stage by the two master stages. Additional control is added to configure the latch for positive edge triggered and negative edge triggered flip-flop functionality as well as level sensitive functionality. Chip enable, set, and reset are also provided for additional control.Type: GrantFiled: June 22, 2005Date of Patent: June 19, 2007Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 7215155Abstract: Multi-Threshold CMOS (MTCMOS) devices include a high threshold voltage current control switch that is responsive to a first control signal, a low threshold voltage logic circuit and a flip-flop that is configured to store data from the low threshold voltage logic circuit and that is responsive to a second control signal. A control circuit also is provided that is configured to change a logic state of the second control signal and then, after a first delay, to change a logic state of the first control signal, in response to the MTCMOS device entering a sleep mode. The control circuit is further configured to change the logic state of the first control signal and then, after a second delay that is different from the first delay, to change the logic state of the second control signal in response to the MTCMOS device entering an active mode. Related methods also are provided.Type: GrantFiled: November 23, 2004Date of Patent: May 8, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Hyo-sig Won
-
Patent number: 7180348Abstract: The application relates to a circuit for storing a signal during sleep mode, said embodiments of the circuit comprising: a sleep signal input operable to receive a sleep signal; a clock signal input operable to receive a clock signal; a plurality of latches clocked by said clock signal, at least one tristateable device clocked by said clock signal, said at least one tristateable device being arranged at an input of at least one of said plurality of latches, said at least one tristateable device being operable to selectively isolate said input of said at least one latch in response to a predetermined clock signal value; clock signal distribution means operable to distribute said clock signal to said plurality of latches and said at least one tristateable device; wherein in response to a sleep signal said circuit is operable to: reduce a voltage difference across at least a portion of said circuit such that said portion of said circuit is powered down; and maintain a voltage difference across at least one storaType: GrantFiled: March 24, 2005Date of Patent: February 20, 2007Assignee: ARM LimitedInventors: Marlin Frederick, Martin Jay Kinkade
-
Patent number: 7180349Abstract: A frequency divider circuit for providing a divided clock signal having a frequency that is an odd integer factor less than the frequency of an incoming system clock signal. The frequency divider includes a clock generator circuit coupled to a delay circuit which operates in an active and a reset phase to provide a divided clock signal from the system clock signal. In the active phase, the clock generator circuit drives the divided clock signal to a first logic state until a reset signal is received. The delay circuit then generates the reset signal at a predetermined number of system clock edges after the divided clock signal is driven to the first logic state. In the reset phase, both the clock generator circuit and the delay circuit are reset in response to the reset signal such that the clock generator circuit immediately drives the divided clock signal to a second logic state, and the delay circuit disables the reset signal within the predetermined number of system clock edges.Type: GrantFiled: October 6, 2005Date of Patent: February 20, 2007Assignee: Research In Motion LimitedInventors: Curtis R. Leifso, Samuel A. Tiller
-
Patent number: 7176736Abstract: A high-speed, current-driven latch is provided. The latch conducts a current and includes an output, a SET circuit and a RESET circuit. The output is variable between a first state and a second state. The SET circuit conducts the current present in the latch at the first state such that the SET circuit is maintained close to a level required to change the output of the transistor from the first to the second level, and the RESET circuit conducts the current at the second level such that the RESET circuit is close to a level required to change the output of the transistor from the second level to the first level.Type: GrantFiled: January 20, 2004Date of Patent: February 13, 2007Assignee: Linear Technology CorporationInventor: Karl Edwards
-
Patent number: 7173456Abstract: A dynamic logic return-to-zero (RTZ) latching mechanism including a complementary pair of evaluation devices responsive to a clock signal, a dynamic evaluator, delayed inversion logic, and latching logic. The dynamic evaluator is coupled between the complementary pair of evaluation devices at a pre-charged node and evaluates a logic function based on at least one input data signal. The latching logic asserts the logic state of an output node based on the state of the pre-charged node during an evaluation period between an operative edge of the clock signal and the next edge of an evaluation complete signal, which is a delayed and inverted version of the clock signal. The output node is returned to zero between evaluation periods. A footless latching domino circuit may be added to convert the RTZ output to a registered output signal.Type: GrantFiled: December 6, 2003Date of Patent: February 6, 2007Assignee: IP-First, LLCInventor: James R. Lundberg
-
Patent number: 7173465Abstract: A high-speed, current-driven latch is provided. The latch conducts a current and includes an output, a SET circuit and a RESET circuit. The output is variable between a first state and a second state. The SET circuit conducts the current present in the latch at the first state such that the SET circuit is maintained close to a level required to change the output of the transistor from the first to the second level, and the RESET circuit conducts the current at the second level such that the RESET circuit is close to a level required to change the output of the transistor from the second level to the first level.Type: GrantFiled: March 10, 2005Date of Patent: February 6, 2007Assignee: Linear Technology CorporationInventor: Karl Edwards
-
Patent number: 7145365Abstract: Off-leak electric current is reduced in the operation mode where a circuit is actually operating. In the state in which the power supply voltage is constantly applied to the front stage flip-flops 11 to 13 and rear stage flip-flops 21 to 23, for example, data held in the flip-flops 11 to 13 at rising of the clock signal CK is processed in a logic gate circuit network 31 to which the supply voltage is applied during a low level period of the clock signal CK, and then, the processed data is held in the flip-flops 21 to 23. In the case where the power supply time to the logic gate circuit network 31 is set to minimum, off-leak electric current of the logic gate circuit network 31 can be reduced.Type: GrantFiled: August 12, 2004Date of Patent: December 5, 2006Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7132856Abstract: A logic circuit performs an internal level conversion function by driving portions of the circuit with different supply voltages. In one embodiment, first and second stage storage circuits are driven with different supply voltages. In another embodiment, first and second stage storage circuits are driven with a first supply voltage and an inverter coupled to the first stage storage circuit is driven with a second supply voltage. In either case, data transfer into the storage circuits may be controlled by different states of a clock signal. The logic circuit may be a flip-flop circuit, a latch circuit, or another type of circuit.Type: GrantFiled: August 25, 2004Date of Patent: November 7, 2006Assignee: Intel CorporationInventors: Steven K. Hsu, Ram K. Krishnamurthy
-
Patent number: 7109749Abstract: A Programmable Logic Device providing reduction in power consumption for sequential logic and data storage functions, including at least one circuit arrangement configurable to function as a dual-edge-triggered flip-flop operating on a selected one or both edges of the circuit clock.Type: GrantFiled: May 29, 2003Date of Patent: September 19, 2006Assignee: STMicroelectronics, Pvt. Ltd.Inventors: Namerita Khanna, Parvesh Swami, Deepak Agarwal
-
Patent number: 7102406Abstract: A phase detector includes a first selection circuit configured to select a first clock from a first group of clocks supplied to the first selection circuit and to transmit the first clock, and at least one phase comparator configured to detect a difference in phases between the first clock and a second clock supplied to the phase comparator and to transmit the difference as a scan signal.Type: GrantFiled: April 5, 2004Date of Patent: September 5, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Fujio Ishihara
-
Patent number: 7046063Abstract: CMOS circuitry is partitioned into first and second logic circuit domains. The first logic circuit domain may be optionally a cuttable domains (C_Domains) where circuitry has power supply gating to reduce leakage power and non-cuttable domains (NC_Domains) where circuitry does not have power supply gating. Each output that couples signals from one logic circuit domain to another logic circuit is interfaced with a C_driver and a S_keeper which automatically assure that the output state is held when circuitry is power-gated put to reduce leakage power. The S_keeper and C_driver have low leakage circuits that maintain signal states and are not used for high speed operation.Type: GrantFiled: April 8, 2004Date of Patent: May 16, 2006Assignee: International Business Machines CorporationInventors: Jente B. Kuang, Hung C. Ngo, Kevin J. Nowka
-
Patent number: 7023255Abstract: A digital latch includes a latch circuit having first and second data inputs, first and second data outputs, and a clock signal input. The latch circuit has a first load value relative to a clock driver when data at the first and second data inputs is non-changing. The latch circuit has a second load value relative to a clock driver when data at the first and second data inputs is changing. The digital latch further includes a load compensation circuit operatively connected to the first and second data inputs of the latch circuit and to the first and second data outputs of the latch circuit.Type: GrantFiled: June 23, 2004Date of Patent: April 4, 2006Assignee: Analog Devices, Inc.Inventor: Douglas A. Mercer
-
Patent number: 7009438Abstract: A logic circuit with improved performance when operating at the limits of the transistor's bandwidth. In particular, a latch includes a clocked trans-admittance stage circuit for receiving a voltage and producing a current output, and an active load, such as a trans-impedance stage circuit, connected to receive as input the current output of the trans-admittance stage circuit and produce a voltage output. Two independent trans-admittance and trans-impedance stages may be combined as a single latch pair. One or more latch pairs may be arranged in series as a cascaded chain and connected to the output current of a clocked trans-admittance stage latch.Type: GrantFiled: December 28, 2001Date of Patent: March 7, 2006Assignee: Lucent Technologies Inc.Inventors: Rajasekhar Pullela, Mario Reinhold
-
Patent number: 6965254Abstract: A dynamic logic register including a dynamic circuit, a delayed inverter, a latching circuit, and a keeper circuit. The dynamic circuit pre-charges a pre-charged node while a clock signal is low and evaluates a logic function to control the state of the pre-charged node when the clock goes high. The delayed inverter provides an inverted and delayed clock. The latching circuit controls the state of an output node based on the pre-charged node during an evaluation period beginning when the clock goes high and ending when the inverted delayed clock next goes low. The latching circuit presents a tri-state condition to the output node and the keeper circuit maintains the state of the output node between evaluation periods. The register is very fast with zero setup and short data-to output-time, and may be used between stages in a pipeline system.Type: GrantFiled: December 5, 2003Date of Patent: November 15, 2005Assignee: IP-First, LLCInventor: James R. Lundberg
-
Patent number: 6956421Abstract: An edge-triggered flip flop includes a clocking portion having first and second transistor stacks that are coupled to first and second storage nodes of a memory element, respectively. In at least one embodiment, a clock signal is applied to an input of at least one transistor in each stack and a delayed and possibly inverted version of the clock signal is applied to an input of at least one other transistor in each stack to clock new data into the memory element.Type: GrantFiled: July 10, 2003Date of Patent: October 18, 2005Assignee: Intel CorporationInventor: Mark E. Schuelein
-
Patent number: 6946878Abstract: An integrated circuit that converts a single rail signal into a dual-rail signal includes a clock signal connection, a data input to which a single-rail signal is applied, a data output on which a dual-rail signal is tapped off on output lines, and a converter, which is connected between the data input and the data output, that converts the single-rail signal into the dual-rail signal. The converter includes a memory cell having an input connected to the data input and output connections, wherein in a transparent state, the output connections provide the logically valid dual-rail signal, and a circuit arrangement, which is arranged between the output connections of the memory cell and the data output of the integrated circuit, that precharges the output lines connected to the output connections, and ensures a direct transition from a precharge phase to a logic state on the output lines, and vice versa.Type: GrantFiled: June 10, 2004Date of Patent: September 20, 2005Assignee: Infineon Technologies AGInventor: Thomas Kunemund
-
Patent number: 6937080Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: May 9, 2002Date of Patent: August 30, 2005Assignee: Broadcom CorporationInventor: Armond Hairapetian
-
Patent number: 6891418Abstract: A static latch can be converted to a dynamic latch by closing a pair of switches. When the switches are open, a first pair of back-to-back transistors serves as the static latch. When the switches are closed, a second pair of back-to-back transistors is connected to the first pair so the two pairs acting together serve as a dynamic latch.Type: GrantFiled: May 13, 2004Date of Patent: May 10, 2005Assignee: Broadcom CorporationInventor: Morteza Cyrus Afghahi
-
Patent number: 6842059Abstract: A register chip for double-data-rate (DDR) memory modules operates in 1:1 mode or 1:2 mode. A differential input clock is buffered to generate a slave clock that continuously clocks slave stages of flip-flops, and gated to generate a first clock pulsing only in 1:1 mode and a second clock pulsing only in 1:2 mode. The master stage has two input transmission gates, one activated by the first clock and another activated by the second clock. In 1:1 mode a first data bit is sampled by the first clock, but in 1:2 mode a second data bit is sampled by the second clock. The sampled bit is inverted and applied to the slave stage and to a feedback gate that has transistors gated by the first and second clocks. The clock-to-output delay is improved since an output mux is replaced by the muxing function built into the master stage.Type: GrantFiled: April 15, 2004Date of Patent: January 11, 2005Assignee: Pericom Semiconductor Corp.Inventor: Ke Wu
-
Patent number: 6741111Abstract: A buffer chip clocks data to memories on a memory module. The data-input path to registers or flip-flops on the buffer chip are speeded up by removing muxes on the inputs to the flip-flops. Speeding up the data-input path allows power dissipation to be reduced, since smaller input buffers can be used. Control logic combines chip-select and data-strobe control inputs that prevent clocking of the flip-flops. The control logic outputs a combined strobe signal. Set-reset latches are triggered by the combined strobe signal. The set-reset latches allow the clock to pass through to the flip-flop when the chip-select and data-strobe inputs are both active. The set-reset latches block a rising transition of chip-select and data-strobe inputs from changing the clocks to the flip-flop, thus preventing data-clocking errors.Type: GrantFiled: April 21, 2003Date of Patent: May 25, 2004Assignee: Pericom Semiconductor Corp.Inventor: Ke Wu
-
Patent number: 6737898Abstract: A static latch can be converted to a dynamic latch by closing a pair of switches. When the switches are open, a first pair of back-to-back transistors serves as the static latch. When the switches are closed, a second pair of back-to-back transistors is connected to the first pair so the two pairs acting together serve as a dynamic latch.Type: GrantFiled: March 4, 2003Date of Patent: May 18, 2004Assignee: Broadcom CorporationInventor: Morteza Cyrus Afghahi
-
Patent number: 6667645Abstract: A signal transfer clocking circuit is disclosed which features a first stage including a first latch and a first, non-clocking circuit in series therewith and a second stage including a second, dynamic latch and at least a second circuit in series therewith. The first latch has a data input side and is opened in response to a first level of a pulse clock signal applied thereto to effect transfer of incoming data through the first stage in a first phase of operation of the signal transfer clocking circuit.Type: GrantFiled: December 20, 1999Date of Patent: December 23, 2003Assignee: Intel CorporationInventors: Thomas D. Fletcher, Eitan Rosen
-
Patent number: 6617899Abstract: An ultra high-speed clocked analog latch is revealed for use at clock speeds from 100 MHz to several GHz. The analog latch is used as a latching comparator for comparing a time-varying analog signal with an analog reference voltage. The latch uses CMOS manufacturing technology and a minimal amount of space for a two-stage amplifying and signal-generating device. The latch is useful in analog to digital converters (ADCs) in which high speed and high reliability are required, but only a small amount of space is available. The device is so small and economical that several may be used in series to avoid any meta-stability problems in high-speed read/write operations.Type: GrantFiled: May 25, 2001Date of Patent: September 9, 2003Assignee: Infineon Technologies AGInventor: Sasan Cyrusian
-
Patent number: 6617900Abstract: An arbiter that includes a phase comparator receiving two input signals. The outputs of the phase comparator are propagated to a first SR type flip-flop. The outputs of the first SR type flip-flop are propagated to a second SR type flip-flop. The outputs of the second SR type flip-flop indicate which of the two input. signals changed first. The phase comparator can enter a metastable state. The first flip-flop reduces the magnitude of signal swing away from the power supply rails caused by the metastable state. The second flip-flop prevents any signal swing away for a power supply rail is not propagated to an output.Type: GrantFiled: January 31, 2000Date of Patent: September 9, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Gerard M Blair
-
Patent number: 6573774Abstract: An error-correcting partial latch stage includes a first pass gate having an input for receiving a data input signal, an output, and a control node for receiving a control signal, a second pass gate having an input coupled to the output of the first pass gate, an output for providing a data output signal, and a control node for receiving the control signal, an inverter having an input coupled to the output of the first pass gate and an output; and a correcting inverter stage having a first input coupled to the output of the inverter, and second and third inputs for receiving voting signals from adjacent error-correcting latch stages, and an output coupled to the output of the second pass gate. A full latch stage includes three interconnected partial latch stages. The full latch stage has a high degree of immunity from SEU events and from on-chip noise coupling.Type: GrantFiled: March 25, 2002Date of Patent: June 3, 2003Assignee: Aeroflex UTMC Microelectronic Systems, Inc.Inventor: Harry N. Gardner
-
Patent number: 6489825Abstract: The propagation delay time, power dissipation and silicon area of a double edge triggered flip flop are reduced by utilizing an inverter, a pair of latches, and a two-to-one multiplexer. A first latch outputs a first device signal in response to a first data signal when a clock signal is in a first logic state, and latches the logic state of the first device signal when the clock signal is in a second logic state. A second latch outputs a second device signal in response to a second data signal when the clock signal is in the second logic state, and latches the logic state of the second device signal when the clock signal is in the first logic state. The multiplexer controls the logic state of the flop output signal in response to the logic state of the first device signal when the clock signal is in the second logic state, and in response to the logic state of the second device signal when the clock signal is in the first logic state.Type: GrantFiled: September 7, 2001Date of Patent: December 3, 2002Assignee: National Semiconductor CorporationInventor: Ronald Pasqualini
-
Patent number: 6486720Abstract: In a flip-flop including a control element and a holding element, in which a first current causes the control element to set a logic state and a second current causes the holding element to maintain the logic state, the cut-off frequency is increased by dimensioning the transistors of the holding element to be smaller than the transistors of the control element. In other words the transistors of the holding element have a smaller current-carrying capacity than the transistors of the control element.Type: GrantFiled: August 9, 2001Date of Patent: November 26, 2002Assignee: Atmel Germany GmbHInventor: Reinhard Reimann
-
Patent number: 6452433Abstract: An improved flip-flop circuit exhibits a higher phase margin than conventional flip-flop circuits without a substantial increase in operating power. The flip-flop circuit includes a master latch circuit operatively coupled to a slave latch circuit. The flip-flop circuit uses any number of techniques to delay the hold-to-sample transition of the slave latch circuit relative to the sample-to-hold transition of the master latch circuit. The delay enables the flip-flop circuit to better tolerate clock/data timing alignment issues. In a first embodiment, the slave clock signal is delayed relative to the master clock signal. In a second embodiment, the master clock signal buffer is unbalanced such that its duty cycle is skewed to produce unequal sample and hold periods. In a third embodiment, the master latch circuit is unbalanced to create an unequal delay associated with the sampling and holding periods.Type: GrantFiled: May 31, 2000Date of Patent: September 17, 2002Assignee: Conexant Systems, Inc.Inventors: Charles Chang, Steven Beccue
-
Patent number: 6429711Abstract: A circuit including a data signal input to receive a data signal, a clock signal input to receive a clock signal, a clocking circuit to generate control clocks, and a multiple input conditional inverter to receive the data signal and control clocks, and to generate an output. The circuit also includes at least one stack node pre-charging transistor coupled to a high signal transfer node in the multiple input conditional inverter and at least one stack node pre-discharging transistor coupled to a low signal transfer node in the multiple input conditional inverter. A keeper circuit receives the output of the multiple input conditional inverter and a buffer circuit receives the output of the multiple input conditional inverter and generates the circuit output.Type: GrantFiled: June 30, 2000Date of Patent: August 6, 2002Assignee: Intel CorporationInventors: James W. Tschanz, Manoj Sachdev, Siva G. Narendra, Vivek K. De
-
Publication number: 20020033723Abstract: In a sense amplifier control circuit and method for a semiconductor memory device, a row address strobe (RAS) signal delay unit delays a RAS signal for a predetermined period of time. A sense amplifier control signal generator generates first and second sense amplifier control signals, responsive to the delayed RAS signal and a test mode control signal, which are enabled at the same time or at different periods depending on operation modes of the memory device. First and second sense amplifiers respectively sense and amplify the potential of odd-numbered and even-numbered bit line pairs of the memory device, responsive to the first and second sense amplifier control signals. The probability and accuracy of detecting bit line bridge defects are increased, because the times for sensing two adjacent bit lines are different.Type: ApplicationFiled: July 10, 2001Publication date: March 21, 2002Inventors: Hyong-yong Lee, Suk-bae Jun, Choong-sun Park
-
Patent number: 6348824Abstract: A static latch includes two individual data paths. A first data path is used for passing the data on an output driver for driving a voltage level at the output from the latch toward a logic high or logic low voltage level depending upon the data. A second data path is used for storing the data in a feedback sturcutre so the latch can continue to drive the voltage level at the output node until the next data is loaded into the latch.Type: GrantFiled: July 28, 2000Date of Patent: February 19, 2002Assignee: Fujitsu, LimitedInventors: Bob Grondalski, Pranjal Srivastava, James Vinh
-
Patent number: 6346836Abstract: A synchronizing stage for synchronizing asynchronous signals provides for a signal stage to be connected in parallel with a clocked input stage and a holding stage that is clocked in anti-phase. The signal stage is clocked in anti-phase with the input stage. An output stage is connected downstream of the parallel circuit. The synchronizing stage reduces the probability of a metastable state in the event of overlapping and non-overlapping clock signals and ensures the reliable transfer of an input datum to the output of the synchronizing stage.Type: GrantFiled: March 31, 2000Date of Patent: February 12, 2002Assignee: Infineon TechnologiesInventors: Dirk Wieberneit, Wilhelm Schmid
-
Patent number: 6281725Abstract: A clock recovery circuit is provided for use in a memory with a clock synchronized interface or the like, wherein an external clock is temporarily intercepted to shorten the lock-in time when an internal clock is to be generated from the external clock. The clock recovery circuit includes a delay circuit array, into which an external clock is inputted, for generating a plurality of reference clocks, a control circuit for comparing the phases of the external clock and of the plurality of reference clocks and detecting the number of delay stages of the delay circuits required for locking in, and latching circuit for holding the number of delay stages required for locking in. Once synchronism is detected and the number of delay stages required for locking in are held in the latching circuit, the generation of the internal clock can be resumed in a short period of time even if the supply of the external clock is temporarily suspended.Type: GrantFiled: June 22, 1999Date of Patent: August 28, 2001Assignee: Hitachi, Ltd.Inventors: Satoru Hanzawa, Takeshi Sakata, Katsutaka Kimura
-
Patent number: 6275080Abstract: An enhanced single event upset immune CMOS latch circuit is formed of a first and a second cross-coupled invertor having isolation transistors in the path coupling the drains of the transistors in the first invertor.Type: GrantFiled: January 11, 2000Date of Patent: August 14, 2001Assignee: BAE SystemsInventors: Ho G. Phan, Derwin L. Jallice, Bin Li
-
Patent number: 6262615Abstract: A dynamic logic circuit having a charging circuit, comprising a first transistor having a first source/drain electrode adapted for coupling to a voltage supply and a second source/drain electrode connected to a node. The charging circuit couples the voltage supply to the node to place an initial charge on the node. A data transfer circuit is provided comprising a second transistor having a gate adapted for coupling to an input strobe pulse, a first source/drain electrode connected to the node, and a second source/drain electrode responsive to an input data and the input strobe pulse, for transferring the input data to the node to the node such that the pre-charged node is either discharged or remains depending on the input data. An output circuit is responsive to an output strobe pulse for coupling the data at the node to an output.Type: GrantFiled: February 25, 1999Date of Patent: July 17, 2001Assignees: Infineon Technologies AG, International Business MachinesInventors: Toshiaki Kirihata, Gerd Frankowsky
-
Patent number: 6255875Abstract: A novel latch circuit configuration that substantially reduces inverter-based setup and hold times. The latch circuit includes first and second input switches connected to an effective sense amplifier configuration. It is possible for the input switches to receive complementary signals of a balanced input signal. The latch circuit operates in initialization and output modes based on the signal level of an alternating clock signal. The output mode produces an output signal having a first or second signal magnitude based on the magnitude of the input signal at the end of the initialization mode. Also, disclosed is a high-speed serial-to-parallel converter based on this latch circuit.Type: GrantFiled: December 1, 1999Date of Patent: July 3, 2001Assignee: Agere Systems Guardian Corp.Inventor: Thaddeus John Gabara
-
Patent number: 6242958Abstract: A flip-flop circuit comprising a dynamic master coupled to a clock, the clock being characterized by an active stated of a limited duration, and a static latch coupled to the clock and coupled to the dynamic master. In an embodiment, the limited duration is less than the minimum time period in which the master can change from a first state to a second state.Type: GrantFiled: December 29, 1999Date of Patent: June 5, 2001Assignee: Intel CorporationInventor: Thomas Fletcher
-
Patent number: 6215344Abstract: A data transmission circuit has a push-pull circuit including first and second MOS transistors, sequentially connected in series between a first power source potential node and a second potential node, to which a first data signal and a second data signal defined as an inverted signal of the first data signal are respectively supplied, an output capacitance connected between the second power source potential node and a connecting node between the MOS transistor and the second MOS transistor which serves as an output node of the push-pull circuit, a transfer gate connected to the output node of the push-pull circuit, a first inverter connected to the output node of the transfer gate, and a second inverter connected to the first inverter to form a feedback loop, whereby the data are transmitted by a low quantity of consumed electric power.Type: GrantFiled: January 19, 1999Date of Patent: April 10, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuya Higashi, Kazutaka Nogami
-
Patent number: 6211713Abstract: An improved latch circuit having a dynamically adjustable internal feedback level. The improved latch circuit includes a latch inverter and a feedback inverter cross-coupled with the latch inverter. A controllable supplemental feedback inverter is connected in parallel with the feedback inverter to provide a controllable level of feedback to the latch inverter. An independently selectable control signal enables or disables the controllable feedback inverter in conformity with a need for more or less feedback, such that the internal feedback level may provide optimal functionality and performance of the latch circuit.Type: GrantFiled: April 27, 1999Date of Patent: April 3, 2001Assignee: International Business Machines CorporationInventor: Gregory John Uhlmann
-
Patent number: 6166571Abstract: A high frequency divider circuit for producing output signals of half the frequency of an input clock signal includes two identical circuit sections, each producing an output signal and its complement. The circuit sections are connected to each other so that the output signals of one circuit section serve as input signals to the other circuit section. Each circuit section contains a load transistor which is controlled by one of the clock signal and the clock signal complement, and a switch transistor which is controlled by the other of the clock signal and the clock signal complement. The inventive circuit exhibits a reduced RC time constant for each circuit section and an increased output signal swing between the output signals and their respective complements, as contrasted with prior art frequency dividers, thereby increasing the overall circuit response time and its ability to operate at high frequencies.Type: GrantFiled: August 3, 1999Date of Patent: December 26, 2000Assignee: Lucent Technologies Inc.Inventor: Hongmo Wang
-
Patent number: 6163189Abstract: A latch circuit for eliminating slew current flowing in between power sources during period when clock signal changes. In the latch circuit, an input terminal is formed in such a way that dual transfer gates are connected to respective nodes remaining differential signal of bistable circuit which is constituted that one pair of clocked.cndot.CMOS inverter is subjected to mesh connection. An output terminal of holding signal of latch circuit is drains of PMOS and NMOS transistors being adjacent to end terminal of power source, which transistors are member of the one pair of clocked.cndot.CMOS inverter. Gates of PMOS and NMOS transistors being adjacent to side of output terminal are taken to be input terminal of gate signal of the latch circuit. During period of sampling calculation, since there exists MOS transistor which is connected in series between power sources and which is sure to stand of OFF state, it is capable of cutting transient slew current flowing between power sources.Type: GrantFiled: April 14, 1998Date of Patent: December 19, 2000Assignee: NEC CorporationInventor: Tadahiko Ogawa
-
Patent number: 6087872Abstract: A high-performance dynamic flip-flop circuit implementation. The dynamic flip-flop circuit comprises an "implicit" one-shot to generate a delayed clock output (319). The flip-flop comprises a delay block (317) coupled to a clock input (305). The flip-flop may be a D-type flip-flop. In a positive-edge-triggered embodiment of the flip-flop, a falling edge (440) of the delayed clock output (319) follows a rising edge (444) of a clock signal after a delay period (448). The flip-flop clocks in new data at a data input (305) in response to the clock input (310) during this delay period (448). Data is held in a storage block (360). The flip-flop has extremely good transient characteristics, especially set-up and clock-to-output times. The flip-flop consumes no static power.Type: GrantFiled: February 23, 1998Date of Patent: July 11, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Hamid Partovi, Robert C. Burd, Udin Salim, Frederick Weber, Luigi Di Gregorio, Donald A. Draper