Having Fuse Element Patents (Class 365/225.7)
-
Patent number: 8081524Abstract: A combo semiconductor memory apparatus capable of reducing current and power consumption is provided. The semiconductor memory apparatus includes: a signal generator that generates a voltage control signal according to the level of an external voltage; and a voltage generator that pumps up the level of the external voltage in response to the voltage control signal and outputs the pumped voltage to a high-level voltage output terminal, or supplies the external voltage as a high-level voltage.Type: GrantFiled: June 26, 2007Date of Patent: December 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Mun-Phil Park
-
Patent number: 8081531Abstract: A temperature sensor includes a temperature sensing unit for producing a sensing level by sensing an internal temperature in a semiconductor memory device, a reference level generating unit for setting up a reference level by selecting one of a plurality of reference voltages, which are set up according to the internal temperature of the semiconductor memory device, in response to a test mode signal and a temperature detecting signal, wherein the reference level generating unit includes fuse, and a comparison unit for comparing the sensing level to the reference level and producing the temperature detecting signal.Type: GrantFiled: November 18, 2008Date of Patent: December 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seong Seop Lee
-
Patent number: 8077531Abstract: A semiconductor integrated circuit includes a semiconductor chip having an edge area and a bank area located an inner portion of the edge area, and a column redundancy fuse block disposed in the edge area.Type: GrantFiled: December 30, 2008Date of Patent: December 13, 2011Assignee: Hynix Semiconductor Inc.Inventors: Keun-Soo Song, Nak-Kyu Park
-
Patent number: 8072832Abstract: An electronic equipment system includes a semiconductor integrated circuit having a nonvolatile memory storing information on a characteristic of the semiconductor integrated circuit; and a controller configured to control the semiconductor integrated circuit. The controller has a function of adjusting an access parameter to the semiconductor integrated circuit based on the information stored in the nonvolatile memory.Type: GrantFiled: September 22, 2010Date of Patent: December 6, 2011Assignee: Panasonic CorporationInventors: Yasuhiro Agata, Yutaka Terada, Kenji Misumi, Masanori Shirahama, Mitsuaki Hayashi
-
Patent number: 8072831Abstract: A fuse element reading circuit including a first fuse element having a resistance which differs in accordance with whether the first fuse element is in a blown state or an unblown state, a reference voltage output circuit unit that outputs a reference voltage that differs in accordance with a normal mode or a test mode, and a voltage comparison circuit unit that compares a read voltage corresponding to the resistance of the first fuse element with the reference voltage output from the reference voltage output circuit unit.Type: GrantFiled: July 13, 2009Date of Patent: December 6, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Rikio Takase, Masahiro Sueda
-
Patent number: 8072830Abstract: A semiconductor integrated circuit device includes a plurality of memory macros, macro-common register block, and memory macro operation setting circuits. The macro-common register block has macro-common registers which are provided outside the plurality of memory macros and supply memory macro operation specifying signals to the plurality of memory macros. The memory macro operation setting circuits are respectively provided in the plurality of memory macros and are each configured to set an operating state of the memory macro in response to the memory macro operation specifying signal supplied from the macro-common register.Type: GrantFiled: May 7, 2009Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Ryo Fukuda
-
Publication number: 20110292752Abstract: A relief-address control unit of a semiconductor memory device includes a fuse storage unit and a relief circuit. The fuse storage unit includes a plurality of fuse elements that are made nonconductive by irradiation with a laser beam, and a protective film with an opening directly above the fuse elements to facilitate the laser beam to pass through. The relief circuit specifies a relieved address based on a nonconductive state of the fuse elements. The opening is in a unified form along a long-side direction of the fuse storage unit. Further, the relief circuit is arranged adjacent to a short-side end of the fuse storage unit.Type: ApplicationFiled: May 4, 2011Publication date: December 1, 2011Applicant: Elpida Memory, Inc.Inventor: Tetsuya Arai
-
Publication number: 20110292747Abstract: In a semiconductor memory device which performs a repair method of replacing a repair target word line and one adjacent word line at the same time by a repair operation through an efficient decoding operation for selecting a repair target address, a test operation of enabling only a word line corresponding to a cell coupled to a bit line or a bit line bar is stably performed.Type: ApplicationFiled: July 9, 2010Publication date: December 1, 2011Inventor: Ju-Young Seo
-
Patent number: 8068372Abstract: A semiconductor memory device includes: a repair node; a fuse one side of which is coupled to the repair node; a pull-down unit configured to selectively transfer a ground voltage to the repair node; a pull-up unit configured to selectively transfer a driving voltage to another side of the fuse; and a voltage drop unit coupled between the pull-up unit and the fuse and configured to lower a voltage level of the driving voltage.Type: GrantFiled: November 6, 2009Date of Patent: November 29, 2011Assignee: Hynix Semiconductor Inc.Inventor: Tae-Sig Chang
-
Patent number: 8067288Abstract: This invention discloses a method for manufacturing a one-time programmable (OTP) memory includes a first and second MOS transistors connected in parallel and controlled by a common gate formed with a single polysilicon stripe. The method further comprises a step of implanting a drift region in a substrate region below a drain and source of the first and second MOS transistors counter doping a lightly dope drain (LDD) encompassing and surrounding a drain and a source of the first MOS transistor having a different threshold voltage than the second MOS transistor not reached by the drift region.Type: GrantFiled: October 9, 2009Date of Patent: November 29, 2011Assignee: Alpha & Omega Semiconductor, LtdInventor: Shekar Mallikararjunaswamy
-
Publication number: 20110280091Abstract: Memories, memory repair logic, and methods for repairing a memory having redundant memory are disclosed. One such memory includes programmable elements associated with respective redundant memory configured to have memory addresses mapped thereto, the programmable elements configured to be programmed with at least portions of the memory addresses. Such a memory further includes repair logic coupled to the programmable elements and configured to identify programmable elements available for programming to map memory addresses to respective redundant memory. One method for remapping a memory address of a memory to redundant memory includes receiving at least a portion of a memory address to be remapped to redundant memory, determining whether a programmable element associated with the redundant memory is available for programming, and when a programmable element is available, programming the programmable element such that the memory address will be mapped to the associated redundant memory.Type: ApplicationFiled: May 13, 2010Publication date: November 17, 2011Applicant: Micron Technology, Inc.Inventors: Randall Rooney, Steve Zerza
-
Patent number: 8059477Abstract: A redundancy circuit of a semiconductor memory apparatus includes an enable signal generation unit configured to have a plurality of enable fuses corresponding to a first mat grouping information signal and a second mat grouping information signal and enable an enable signal when at least one of the plurality of enable fuses is cut and a mat grouping information signal corresponding to the cut fuse is inputted; a fail address setting control block configured to select the first mat grouping information signal or the second mat grouping information signal depending upon whether an enable fuse corresponding to the first mat grouping information signal is cut or not, and generate fail setting addresses; and a comparison section configured to compare the fail setting addresses with real addresses and generate a redundancy address.Type: GrantFiled: December 31, 2009Date of Patent: November 15, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang Sic Yoon
-
Publication number: 20110273949Abstract: A circuit includes a fuse and a sensing and control circuit. The fuse is coupled between a MOS transistor and a current source node. The sensing and control circuit is configured to receive a programming pulse and output a modified programming signal to the gate of the MOS transistor for programming the fuse. The modified programming signal has a pulse width based on a magnitude of a current through the first fuse.Type: ApplicationFiled: May 6, 2010Publication date: November 10, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Po-Hung CHEN, Sung-Chieh LIN, Kuoyuan HSU, Jiann-Tseng HUANG
-
Publication number: 20110273950Abstract: A method for programming a programmable block of a power IC device includes selecting an anti-fuse element of the programmable block to be programmed. The anti-fuse element includes first and second capacitive plates separated by a dielectric layer. A voltage pulse is then applied to a pin of the power IC device. The pin is connected to a drain of a high-voltage field-effect transistor (HVFET) that drives an external load via the pin during a normal operating mode of the power IC device.Type: ApplicationFiled: May 7, 2010Publication date: November 10, 2011Applicant: Power Integrations, Inc.Inventors: Sujit Banerjee, Giao Minh Pham
-
Patent number: 8054667Abstract: A multilevel one-time programmable memory device includes a plurality of memory cells, wherein each of the plurality of memory cells includes: a first electrode to which a first voltage is applied, a second electrode to which a second voltage is applied and a plurality of fuse lines performing a fusing operation according to a voltage difference between the first electrode and the second electrode. The plurality of fuse lines are connected to each other between the first electrode and the second electrode. In addition, at least one of the first electrode and the second electrode is formed such that the first electrode and the second electrode have different valid line lengths from each other therebetween so that the plurality of fuse lines have different resistances from each other.Type: GrantFiled: December 9, 2009Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-ki Min, Hoon-sang Oh
-
Patent number: 8054706Abstract: A method and apparatus for protecting an electrical device using a non-volatile memory cell, such as an STRAM or RRAM memory cell. In some embodiments, a memory element is connected in parallel with a sensor element, where the memory element is configured to be repetitively reprogrammable between a high resistance state and a low resistance state. The memory element is programmed to the low resistance state when the sensor element is in a non-operational state and reprogrammed to the high resistance state when the sensor element is in an operational state.Type: GrantFiled: March 19, 2009Date of Patent: November 8, 2011Assignee: Seagate Technology LLCInventors: Phillip Mark Goldman, Muralikrishnan Balakrishnan
-
Publication number: 20110267915Abstract: Provided are an anti-fuse, an anti-fuse circuit, and a method of fabricating the anti-fuse. The anti-fuse includes a semiconductor substrate, an isolation region, a channel diffusion region, a gate oxide layer, and a gate electrode. The semiconductor substrate includes a top surface and a bottom portion, the bottom portion of the semiconductor substrate having a first conductivity type. The isolation region is disposed inward from the top surface of the semiconductor substrate to a first depth. The channel diffusion region is disposed inward from the top surface of the semiconductor substrate to a second depth, the second depth located at a depth where the channel diffusion region meets an upper boundary of the bottom portion of the semiconductor substrate.Type: ApplicationFiled: March 18, 2011Publication date: November 3, 2011Inventors: Jong-Pil SON, Seong-Jin Jang, Byung-Sik Moon, Doo-Young Kim, Hyoung-Joo Kim, Ju-Seop Park
-
Patent number: 8050129Abstract: An electrically programmable fuse (e-fuse) apparatus includes an e-fuse macro and a switch device. The e-fuse macro is disposed in an integrated circuit, and has a plurality of e-fuse units. The switch device is disposed in the integrated circuit, and has an output node coupled to the e-fuse units and a first input node coupled to a first power source which supplies a first reference voltage acting as a programming voltage of the e-fuse macro. The switch device connects the first power source to the e-fuse units when the e-fuse macro is operated under a programming mode.Type: GrantFiled: June 25, 2009Date of Patent: November 1, 2011Assignee: Mediatek Inc.Inventors: Chia-Hsien Liu, Rei-Fu Huang, Chien-Chung Chen, Che-Yuan Jao
-
Patent number: 8050077Abstract: A transistor-based fuse structure is realized in a semiconductor device having a semiconductor substrate, transistor devices formed on the semiconductor substrate, and the transistor-based fuse structure formed on the semiconductor substrate. The transistor-based fuse structure includes a plurality of transistor-based fuses, and the method begins by selecting, from the plurality of transistor-based fuses, a first target fuse to be programmed for operation in a low-resistance/high-current state, the first target fuse having a first source, a first gate, a first drain, and a first gate insulator layer between the first gate and the semiconductor substrate. The method applies a first set of program voltages to the first source, the first gate, and the first drain to cause breakdown of the first gate insulator layer such that current can flow from the first source to the first gate through the first gate insulator layer, and from the first gate to the first drain through the first gate insulator layer.Type: GrantFiled: February 25, 2009Date of Patent: November 1, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Ruigang Li, David Donggang Wu, James F. Buller, Jingrong Zhou
-
Patent number: 8050122Abstract: A fuse apparatus for controlling a built-in self stress unit includes a built-in self stress configured to repeatedly generate any stress test pattern in a test mode, and generate a one-cycle end signal when one cycle for the generated stress test pattern has ended, and a fuse configured to record an operation state of the built-in self stress according to the one-cycle end signal. A method for controlling a built-in self stress includes repeatedly generating any stress test mode, in a test mode counting the generated stress test pattern, and activating a cycle end signal when a counting value reaches a predetermined value, and recording an operation state of the built-in self stress in a fuse on the basis of the counted value.Type: GrantFiled: November 6, 2008Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jin-Il Chung
-
Patent number: 8050121Abstract: A plurality of memory blocks includes real memory cells and redundancy memory cells, are accessed independently during a normal operation mode, and are accessed simultaneously during a test mode in order for common data to be written to the plurality of memory blocks. A block control unit selects the plurality of memory blocks irrespective of a block address signal in order to execute a compression test. During the test mode, a redundancy access unit simultaneously accesses the redundancy memory cells of the plurality of memory blocks when a forced redundancy signal supplied to a block address terminal indicates first level. Therefore, the redundancy memory cells of the plurality of memory blocks may simultaneously access and test without providing any special terminal. As a result, before a defect is relieved, an operation test of the redundancy memory cells may efficiently execute, which may shorten the test time.Type: GrantFiled: August 5, 2010Date of Patent: November 1, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Yoshimasa Yagishita
-
Patent number: 8045414Abstract: The row decoder receives writing instruction signal and reading instruction signal to selectively activate one of the word lines according to an input state of row address signals. The data buffer receives a data input signal when the writing instruction signal is received, and drives corresponding one of the bit lines and amplifies a minute reading signal transmitted to one of the bit lines to output a data output signal when the reading instruction signal is received. The power supply circuit supplies a certain voltage to the memory cell, and in response to the reading instruction signal, keeps the voltage at a ground potential.Type: GrantFiled: September 3, 2009Date of Patent: October 25, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Toshimasa Namekawa
-
Patent number: 8045415Abstract: Techniques are disclosed for reading operating parameters from programmable elements on memory devices to configure a memory system. More specifically, programmable elements, such as antifuses, located on a memory device are programmed during fabrication with measured operating parameters corresponding to the memory device. Operating parameters may include, for example, operating current values, operating voltages, or timing parameters. The memory device may be incorporated into a memory module that is incorporated into a system. Once the memory module is incorporated into a system, the programmable elements may be accessed such that the memory system can be configured to optimally operate in accordance with the operating parameters measured for each memory device in the system.Type: GrantFiled: February 17, 2010Date of Patent: October 25, 2011Assignee: Round Rock Research, LLCInventors: Jeffery W. Janzen, Scott Schaefer, Todd D. Farrell
-
Patent number: 8040745Abstract: A stacked memory comprises one or more memory core chips and a fuse chip. Each of the memory core chips has a memory cell array including spare memory cells for replacing defective memory cells. The fuse chip has a fuse unit including a plurality of fuse elements whose electrical cut state corresponding to a replacement with the spare memory cells can be set. Also the fuse chip has a redundancy cell control circuit for controlling a redundancy cell operation of the defective memory cells based on state information of the fuse unit.Type: GrantFiled: February 25, 2009Date of Patent: October 18, 2011Assignee: Elpida Memory, Inc.Inventor: Kayoko Shibata
-
Patent number: 8040748Abstract: A differential latch-based one time programmable memory cell is provided. The differential latch-based one time programmable memory cell includes a differential latching amplifier having a first set of fuse devices coupled to the first input and a second set of fuse devices coupled to the second input. Only one set of fuse devices can be programmed in a memory cell. If one or more fuse devices in a set of fuse devices are programmed, the side having the programmed fuse will present a lower voltage at its input to the differential latching amplifier. Differential latching amplifier outputs a “0” or a “1” depending on the side having the programmed fuse.Type: GrantFiled: September 28, 2009Date of Patent: October 18, 2011Assignee: Broadcom CorporationInventors: Myron Buer, Jonathan Schmitt, Laurentiu Vasiliu
-
Patent number: 8037444Abstract: An integrated circuit device such as a structured ASIC includes a mask-programmable portion and a post-fabrication-programmable portion. The mask-programmable portion includes circuitry that is able to read information from the post-fabrication-programmable portion and use that information to affect operation of other componentry of the mask-programmable portion. Signal timing is an example of the kind of operation that may be affected by the above-mentioned information, which may allow post-fabrication timing tuning of the device.Type: GrantFiled: July 20, 2006Date of Patent: October 11, 2011Assignee: Altera CorporationInventors: Boon Jin Ang, Bee Yee Ng, Thow Pang Chong, Yu Fong Tan
-
Patent number: 8035416Abstract: The present invention relates to electronic driver circuits, and more particularly, to low power electronic driver circuits having low manufacturing costs. The present invention is a circuit design that utilizes two transistor types that can be manufactured together thereby reducing the number of processing steps and masks and resulting in lower cost.Type: GrantFiled: June 30, 2010Date of Patent: October 11, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 8031544Abstract: A nonvolatile memory device includes a three-dimensional (3D) cell array, a column selection circuit and a fuse block. The 3D cell array includes multiple cell arrays located in corresponding stacked substrate layers, the cell arrays sharing a bit line. The column selection circuit selects a memory unit included in the 3D cell array. The fuse block controls the column selection circuit to repair defective columns with one of multiple redundant bit lines located in the 3D cell array.Type: GrantFiled: December 17, 2008Date of Patent: October 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Gon Kim, Ki-Tae Park
-
Publication number: 20110235452Abstract: A semiconductor memory device including an information storage unit comprising a fuse configured to store information, a control unit configured to control a node of a blown fuse to become a floating state in response to a control pulse signal, and an output unit configured to output the information.Type: ApplicationFiled: June 14, 2010Publication date: September 29, 2011Inventors: Kwi-Dong Kim, Ki-Chang Kwean
-
Publication number: 20110235453Abstract: A fuse circuit includes a fuse driving unit, a separation/connection unit, a voltage equalization unit, and a latching unit. The fuse driving unit is configured to drive an output terminal in response to a fuse reset signal, depending on data programmed in a fuse. The separation/connection unit is disposed between the fuse and the output terminal and configured to separate or connect the fuse from or to the output terminal in response to a control signal. The voltage equalization unit is configured to equalize both ends of the fuse to the same voltage in response to the control signal. The latching unit is configured to latch and output the output terminal driven by the fuse driving unit.Type: ApplicationFiled: June 15, 2010Publication date: September 29, 2011Inventors: Sung-Soo CHI, Ki-Chang Kwean
-
Patent number: 8026737Abstract: An fusing apparatus for correcting process variation is provided. The fusing apparatus for correcting the process variation of the semiconductor device includes a fusing part including a fusing resistor fused by a current penetrating; a current driving transistor for fusing the fusing resistor by driving a fusing current according to a fusing enable signal applied; a current path part for building a current path by connecting to the fusing part, and controlling a first node voltage according to a fusing state of the fusing resistor; and a latch part for latching a second node signal inversely amplified from the first node voltage, and outputting the latch value when a power-on reset part operates in a normal mode. Using the fusing cell, the test time can be reduced and the current consumption can be greatly decreased in the fusing process.Type: GrantFiled: December 29, 2009Date of Patent: September 27, 2011Assignee: Korea Electronics Technology InstituteInventors: Yeon-Kug Moon, Jae-Ho Kim, Il-Yeup Ahn, Sang-Shin Lee, Min-Hwan Song, Kwang-Ho Won
-
Patent number: 8027207Abstract: An e-fuse sense circuit employs a single ended sense scheme in which the reference voltage is compensated for leakage. A reference voltage generator includes a pull-up resistor of similar value to the selected bitline pull-up resistor. As the sensing trip point is adjusted by selection of a bitline pull-up resistor, a pair of pull-up and pull-down resistors are adjusted together to adjust the impedance of the reference voltage generator. A leakage-path simulation structure including a parallel connection of bitcells is added to the reference voltage generator. The leakage-path simulation structure imitates the bitcells on a bitline in the array of e-fuses. Leakage current on the bitline offsets the bitline voltage by a certain error voltage. The reference voltage is also offset by a fraction of the error voltage to balance the shifts in the ‘1’ and ‘0’ margin levels in the presence of leakage.Type: GrantFiled: December 16, 2009Date of Patent: September 27, 2011Assignee: International Business Machines CorporationInventors: John A. Fifield, Harold Pilo
-
Patent number: 8023354Abstract: A semiconductor memory device includes a fuse set configured to form a current path including at least one of a plurality of fuses in response to address information corresponding to a plurality of memory cells and to output a redundancy address corresponding to a programming state of the plurality of fuses where the plurality of fuses are programmed with address information corresponding to a target memory cell to be repaired among the plurality of memory cells, and at least one current controlling unit configured to control a driving current flowing through the current path according to at least one detection signal.Type: GrantFiled: June 18, 2009Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Young-Han Jeong
-
Patent number: 8023346Abstract: A semiconductor memory device includes a first memory block, a second memory block, and a signal controller. The first memory block is configured to generate a first blocking signal, a second blocking signal, and a first enable signal in response to a row address, and to block and enable wordlines of the memory block in response to the first blocking signal and the first enable signal, respectively. The second memory block is configured to generate a third blocking signal, a fourth blocking signal, and a second enable signal in response to the row address, and to block and enable wordlines of the second memory block in response to the third blocking signal and the second enable signal, respectively. The signal controller is connected between the first memory block and the second memory block and is configured to enable the third blocking signal when the second blocking signal is enabled, and to enable the first blocking signal when the fourth blocking signal is enabled.Type: GrantFiled: October 9, 2009Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-hun Kim, Dong-hak Shin, Jin-seok Kwak
-
Patent number: 8014213Abstract: A semiconductor memory device is constituted of a plurality of fuses (or anti-fuses) used for internal voltage adjustment or timing adjustment after manufacturing, a selector for sequentially selecting the fuses, and a single-direction latch circuit for latching a fuse breakdown determination result which is produced by determining whether or not each fuse selected by the selector is broken down and which is varied in a single direction from the low level to the high level or in a single direction from the high level to the low level. The semiconductor memory device allows the fuse breakdown determination to progress with a high reliability by use of a relatively small chip area and to cope with a failure in which one or more fuses are accidentally short-circuited to an unwanted potential.Type: GrantFiled: May 6, 2009Date of Patent: September 6, 2011Assignee: Elpida Memory, Inc.Inventor: Junji Yamada
-
Patent number: 8014223Abstract: A semiconductor device including a plurality of semiconductor elements, a substrate on which the plurality of semiconductor elements are mounted, the substrate also having a plurality of terminals for connecting to external equipment, a fuse mounted on the outside of a mounting area of the plurality of semiconductor elements and mounted on a surface of the substrate near a power supply terminal among the plurality of terminals, and the power supply terminal and the plurality of semiconductor elements are connected via the fuse.Type: GrantFiled: August 28, 2008Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Kaneko, Yasuo Okada
-
Patent number: 8004913Abstract: An integrated circuit memory includes multiple memory banks grouped into repair groups Group0, Group1. One memory has redundant rows which can be used to substitute for a defective row found within any of the memory banks within the common repair group concerned. Redundant columns of memory cells may be substituted for defective columns by multiplexing circuitry. This multiplexing circuitry shifts the bit lines selected to form part of a bit group to access a given data bit by an amount less than the multiplexing width being supported by that multiplexing circuitry thereby reducing the number of redundant columns which need be provided.Type: GrantFiled: May 20, 2010Date of Patent: August 23, 2011Assignee: ARM LimitedInventors: Hemangi Umakant Gajjewar, Karl Lin Wang
-
Publication number: 20110199817Abstract: An integrated circuit can include an SRAM array having cells arranged in columns, each column being connected to true and complementary read local bitlines RLBLT and RLBLC. A local bit-select circuit can be connected to the cells of a column of the SRAM array, which can include first and second pull-down devices for pulling down a respective one of RLBLT and RLBLC at a timing controlled by a write control signal WRT. The circuit can include cross-coupled p-type field effect transistors (“PFETs”) including a first PFET having a gate connected to RLBLT and having a drain connected to RLBLC, and a second PFET of the pair having a gate connected to RLBLC and having a drain connected to RLBLT. A first device can control a strength of the cross-coupled PFETs. A pair of cross-coupled n-type field effect transistors (“NFETs”) can have gates connected to gates of the first and second pull-down devices. A second device can control a strength of the cross-coupled NFETs.Type: ApplicationFiled: February 15, 2010Publication date: August 18, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rajiv V. Joshi, Rouwaida N. Kanj, Antonio R. Pelella, Sudesh Saroop
-
Publication number: 20110199803Abstract: A semiconductor device includes a selection circuit for selecting a specific pad of a semiconductor memory. The semiconductor device is configured to produce a signal determined by a pin array by the selection circuit.Type: ApplicationFiled: May 25, 2010Publication date: August 18, 2011Applicant: Elpida Memory, Inc.Inventors: Shingo Tajima, Hiromasa Takeda, Shotaro Kobayashi
-
Patent number: 8000143Abstract: A transistor is arranged for electrically isolating a sense amplifier formed of a thin film transistor from a data line electrically coupled to the sense amplifier. When a write driver drives the data line, a control signal is applied to isolate the data line from the sense amplifier.Type: GrantFiled: September 23, 2010Date of Patent: August 16, 2011Assignee: Renesas Electronics CorporationInventors: Taku Ogura, Tadaaki Yamauchi, Takashi Kubo
-
Publication number: 20110194333Abstract: A system and method to select a reference cell is disclosed. In a particular embodiment, a method is disclosed that includes receiving an address corresponding to a bit cell within a first bank of a memory. The method also includes accessing a second reference cell of a second bank of the memory in response to a first reference cell in the first bank being indicated as bypassed.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Applicant: QUALCOMM INCORPORATEDInventors: Jung Pill Kim, Tae Hyun Kim, Hari M. Rao
-
Publication number: 20110176380Abstract: A plurality of fuses are arranged in pairs and configured such that each pair of fuses represents a data bit when one fuse of the pair is blown; represents an un-programmed bit when no fuse of the pair is blown; and represents a zero-ized bit when both fuses of the pair are blown. A fuse programming system programs the fuses of the pairs such that each pair represents a bit, comprising blowing a first fuse of a pair to represent a “1” bit, blowing a second fuse of a pair to represent a “0” bit, and blowing both fuses of a pair to represent a zero-ized pair, whereby if neither fuse of a pair is blown represents a null, un-programmed bit.Type: ApplicationFiled: January 21, 2010Publication date: July 21, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: STEVEN R. BENTLEY, PAUL M. GRECO
-
Publication number: 20110176381Abstract: A memory with disabling circuit includes a memory matrix and a disabling circuit. The memory matrix includes a data input/output end and an output enable end. The disabling circuit includes a fuse and an output end. When the fuse is not blown, the disabling circuit transmits the signal of the data input/output end to the output end according to the signal of the output enable end. When the fuse is blown, the disabling circuit generates a tri-state to the output end. Therefore, external circuits cannot perform actions of reading or writing to access the memory matrix.Type: ApplicationFiled: October 27, 2010Publication date: July 21, 2011Inventors: Shih-Hsing Wang, Der-Min Yuan
-
Patent number: 7983105Abstract: An antifuse replacement determination circuit of a semiconductor memory device, in which the address of a bad memory cell is stored by destroying the insulation of an antifuse element, includes a charging circuit for charging a node of the antifuse element to have a predetermined voltage, and making the charge at the node self-discharge via the antifuse element after the charging of the node is completed; a comparison and determination circuit for comparing the voltage at the node of the antifuse element with a plurality of reference voltages when a predetermined time has elapsed after the completion of the charging of the node; and a determination part for determining, based on a determination result with respect to the comparison using the plurality of reference voltages in the comparison and determination circuit, whether or not replacement of the bad memory cell has been performed normally by using the antifuse element.Type: GrantFiled: December 30, 2009Date of Patent: July 19, 2011Assignee: Elpida Memory, Inc.Inventor: Masamichi Ogishima
-
Patent number: 7978549Abstract: The fuse circuit includes a first program unit, a second program unit and a sensing circuit. The first and second program units are programmed simultaneously. The first program unit is programmed in a program mode in response to a fuse program signal and outputs a first signal in a sensing mode, such that the first signal increases when the first program unit is programmed. The second program unit is programmed in the program mode in response to the program signal and outputs a second signal in the sensing mode, such that the second signal decreases when the second program unit is programmed. The sensing circuit generates a sensing output signal in response to the first and second signals, such that the sensing output signal indicates whether or not the program units are programmed.Type: GrantFiled: January 30, 2009Date of Patent: July 12, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: You-Chul Jeong
-
Publication number: 20110164451Abstract: A semiconductor integrated circuit comprises a plurality of fuses arranged to be spaced apart from one another by predetermined intervals, and a page buffer electrically connected to the plurality of fuses and configured to determine whether to disconnect the fuses. The fuses comprise a NAND flash string. The NAND flash string comprises a drain select transistor connected to a bit line, a flash memory cell electrically connected to the drain select transistor, and a source select transistor connected between the flash memory cell and a ground terminal.Type: ApplicationFiled: July 14, 2010Publication date: July 7, 2011Applicant: Hynix Semiconductor Inc.Inventors: Hong Gyeom KIM, Eun Mi YEON
-
Patent number: 7974115Abstract: A switching device disposed in a substrate is turned on and a program current is applied to a fuse electrically connected to a switching device, thereby cutting the fuse. The fuse includes a first electrode electrically connected to the switching device, a second electrode spaced apart from the first electrode, and a chalcogenide pattern disposed between the first and second electrodes.Type: GrantFiled: December 15, 2009Date of Patent: July 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Wook Jeong, Jun-Hyok Kong, Hyung-Rok Oh
-
Publication number: 20110157969Abstract: A faulty address control circuit comprises a variable resistance fuse unit configured to be driven in response to an address signal, a resistance value of the variable resistance fuse unit being determined based on an amount of an applied current; a driving unit configured to output a driving signal based on the resistance value of the variable resistance fuse unit in response to a faulty address control signal; and an address storage and determination unit configured to receive the address signal, be driven by the driving signal to output the address signal or an inverted signal of the address signal.Type: ApplicationFiled: July 14, 2010Publication date: June 30, 2011Applicant: Hynix Semiconductor Inc.Inventor: Woo Jin RIM
-
Publication number: 20110158013Abstract: A fuse set of a semiconductor memory includes a first fuse array and a second fuse array each configured to designate a column redundancy address; and a unit fuse circuit configured to select one of the first fuse array and the second fuse array based on a row address.Type: ApplicationFiled: July 20, 2010Publication date: June 30, 2011Applicant: Hynix Semiconductor Inc.Inventor: Ki Up KIM
-
Publication number: 20110158026Abstract: A fuse circuit includes a plurality of fuse sets configured to perform fuse programming and generate fuse signals in response to fuse programming signals and a fuse control unit configured to generate the fuse programming signals depending upon a level of a programming voltage.Type: ApplicationFiled: July 14, 2010Publication date: June 30, 2011Applicant: Hynix Semiconductor Inc.Inventors: Jin Youp CHA, Jae Jin Lee