With Frequency Detector And Phase Detector Patents (Class 375/375)
-
Patent number: 8081723Abstract: Methods and apparatus for determining at least part of the width of the eye of a high-speed serial data signal use clock and data recovery circuitry operating on that signal to produce a first clock signal having a first phase relationship to the data signal. The first clock signal is used to produce a second clock signal whose phase can be controllably shifted relative to the first phase. The second clock signal is used to sample the data signal with different amounts of phase shift, e.g., until error checking circuitry detects that data errors in the resulting sample exceed an acceptable threshold for such errors. The amount(s) of phase shift that caused exceeding the threshold can be used as a basis for a measurement of eye width.Type: GrantFiled: April 9, 2008Date of Patent: December 20, 2011Assignee: Altera CorporationInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran
-
Patent number: 8077807Abstract: Circuits and methods are provided for adjusting a frequency of a local clock signal in approximating a frequency of a host clock signal. A phase locked loop generates a local clock signal having a first phase and a first frequency. An offset adjustment circuit receives timing information relating the local clock signal to an incoming data signal and calculates a phase offset and a frequency offset indicative of adjustments to be made to the local clock signal. A first phase interpolator generates a receive clock signal from the local clock signal, the receive clock signal having a second phase and a second frequency responsive to the phase and frequency offsets. A second phase interpolator generates a transmit clock signal from the local clock signal having a third frequency responsive to the frequency offset.Type: GrantFiled: January 19, 2010Date of Patent: December 13, 2011Assignee: Marvell International Ltd.Inventors: Hui Wang, Yonghua Song
-
Patent number: 8076977Abstract: A device includes a digitally controlled oscillator and an interpolator having a data input and a data output coupled to the digitally controlled oscillator. The interpolator may be configured to receive an oscillator control signal at the data input and to provide an interpolated oscillator control signal at the data output. An interpolation rate of the interpolator may depend on the oscillator control signal. Alternatively, a device can include a digitally controlled oscillator having a control input, a sampling unit coupled to the control input of the digitally controlled oscillator, and a timing error detector coupled to an output of the digitally controlled oscillator. The sampling rate of the sampling unit can depend on an output of the timing error detector.Type: GrantFiled: August 29, 2008Date of Patent: December 13, 2011Assignee: Infineon Technologies AGInventor: Andreas Menkhoff
-
Patent number: 8068550Abstract: The present invention provides a method and apparatus for initiating a multiple input multiple output (MIMO) communication. The method and apparatus includes processing that begins by transmitting a frame formatted in accordance with a default MIMO active transmitter-receiver antenna configuration to a target receiver. The processing continues by receiving at least one response frame from the target receiver. The processing continues by determining a number of receiver antennas of the target receiver from the at least one response frame.Type: GrantFiled: May 19, 2005Date of Patent: November 29, 2011Assignee: Broadcom CorporationInventor: Jason A. Trachewsky
-
Patent number: 8068563Abstract: Methods and systems for correcting a frequency error in a digital portion of a radio broadcast signal are disclosed. The methods and systems include the steps of receiving a radio broadcast signal having an analog portion and a digital portion, separating the analog portion of the radio broadcast signal and the digital portion of the radio broadcast signal, determining a coarse frequency offset of the analog portion of the radio broadcast signal, generating an error signal for adjusting a frequency of the digital portion of the radio broadcast signal, wherein the error signal is based on the coarse frequency offset of the analog portion of the radio broadcast signal, and adjusting the frequency of the digital portion of the radio broadcast signal with the error signal that is based on the coarse frequency offset of the analog portion of the radio broadcast signal, such that a frequency error in the digital portion of the radio broadcast signal is reduced below a predetermined amount.Type: GrantFiled: October 20, 2008Date of Patent: November 29, 2011Assignee: iBiquity Digital CorporationInventors: Michael Nekhamkin, Sivakumar Thulasingam
-
Patent number: 8058915Abstract: A digital phase-locked loop and a digital phase-frequency detector thereof are provided. The digital PFD includes a divisor switch unit, a low-resolution phase-error detecting unit, an accumulating unit, a high-resolution phase-error detecting unit, a constant unit, and a selector. The divisor switch unit receives and removes partial pulses of a feedback signal for obtaining a feedback clock. The low-resolution phase-error detecting unit detects phase error between a reference signal and the feedback clock to obtain a phase-error pulse width. The accumulating unit accumulates the feedback signal during the phase-error pulse width for obtaining an output selection signal. The high-resolution phase-error detecting unit detects phase error between the reference signal and the feedback signal to obtain a phase-error value. The constant unit provides at least one constant value. The selector selects and outputs one of the phase-error value and the constant value according to the output selection signal.Type: GrantFiled: August 30, 2009Date of Patent: November 15, 2011Assignee: Industrial Technology Research InstituteInventors: Huan-Ke Chiu, Tzu-Chan Chueh
-
Patent number: 8054931Abstract: Various embodiments of the present invention provide systems and methods for improved timing recovery. As one example, some embodiments of the present invention provide timing recovery circuits that include an error signal and a digital phase lock loop circuit. The error signal indicates a difference between the predicted sample time and an ideal sample time. The digital phase lock loop is operable to apply an adjustment value such that a subsequent sample time is moved toward the ideal sample time. Further, the digital phase lock loop circuit includes an adjustment limit circuit that is operable to limit the adjustment value.Type: GrantFiled: August 20, 2007Date of Patent: November 8, 2011Assignee: Agere Systems Inc.Inventor: Viswanath Annampedu
-
Patent number: 8050372Abstract: A clock-data recovery circuit includes a plurality of input ports and a code generation circuit. The plurality of input ports generates sampling clock signals based on digital control codes and samples input data signals based on the sampling clock signals to generate output data signals and phase detection signals, respectively. The code generation circuit generates the digital control codes based on the phase detection signals received from the input ports during a training mode.Type: GrantFiled: May 15, 2008Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Kyong-Su Lee
-
Patent number: 8050376Abstract: An all-digital phase-locked loop (ADPLL) composed of digital circuits is provided. The ADPLL includes a phase-frequency detector (PFD), a control unit, a digital controlled oscillator (DCO), and a plurality of frequency dividers. A first frequency divider divides a frequency of a feedback signal CKOUT by a natural number M to generate a first output signal CKOUT/M. The PFD generates a decrement signal dn and an increment signal up, based on a phase difference and a frequency between a first reference clock signal CKIN and the first output signal CKOUT/M. The DCO generates a clock signal CKDCO based on the digital control signals. A second frequency divider receives the digital control signals from the control unit and the CKDCO from the DCO and divides the frequency of the CKDCO by a bit number of the digital control signals to generate a feedback signal CKOUT to the first frequency divider.Type: GrantFiled: July 10, 2008Date of Patent: November 1, 2011Assignee: National Taiwan UniversityInventors: Shen-Iuan Liu, You-Jen Wang
-
Patent number: 8045664Abstract: A clock/data recovery device 1 comprises a sampler 10, a detector 20, an offset determination part 30, a clock output part 40, and a DA converter 50. The phases of clock signals CK and CKX are adjusted so as to match with the phase of an input digital signal. An offset amount (±Voff) added in the sampler 10 is adjusted so as to match with a peak time of a data transition time distribution of a first signal in a case where a value D(n?1) is HIGH level, and is adjusted so as to match with a peak time of a data transition time distribution of a second signal in a case where the value D(n?1) is LOW level. Either of the clock signals CK and CKX is outputted as the recovered clock signal. Time series data of a digital value D(n) is outputted as the recovered data.Type: GrantFiled: September 6, 2007Date of Patent: October 25, 2011Assignee: Thine Electronics, Inc.Inventor: Seiichi Ozawa
-
Patent number: 8036333Abstract: A clock and data recovery circuit that does not use a reference clock and a method of recovering cocks and data, in which the clock and data recovery circuit includes a clock generation unit, a mirror delay unit, a preamble phase detection unit, and a sampling unit. The clock generation unit generates a clock signal such that a phase of the clock signal is locked to a phase of a data signal inputted to the clock generation unit. The mirror delay unit outputs a plurality of delayed preamble signals based on the preamble signal during a preamble period. The preamble phase detection unit provides the charge pump with a preamble phase detection signal having information on a phase difference between the preamble signal and the clock signal during the preamble period. The sampling unit extracts data from the data signal by sampling the data signal with the clock signal.Type: GrantFiled: August 29, 2007Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Phil-Jae Jeon
-
Patent number: 8036318Abstract: The phase detector compares the phases of a synchronous clock signal and serial data and outputs a phase error signal corresponding to a comparison result. The second integrator performs integration of the phase error signal to obtain a phase correction control signal for tracking phase shift of the serial data. The first integrator performs integration of the phase error signal in each smoothing period with a predetermined length to obtain a smoothed error signal. The pattern generator generates a pattern for changing the phase of the synchronous clock signal at a frequency corresponding to the smoothed error signal in each pattern generation period with a predetermined length and outputs the pattern as a frequency correction control signal. The first integrator receives the frequency correction control signal which is fed back and changes the length of the smoothing period according to the direction of a change in the frequency of generating the frequency correction control signal.Type: GrantFiled: April 8, 2008Date of Patent: October 11, 2011Assignee: Renesas Electronics CorporationInventor: Morishige Aoyama
-
Patent number: 8027414Abstract: Provided is a carrier frequency recovering apparatus and method based on phase shift. The carrier frequency recovering apparatus can recover carrier frequency based on phase shift caused by a frequency offset to thereby perform demodulation without deterioration, no matter how large the frequency offset is, and minimize structural complexity, although a frequency offset tolerance range is higher than a symbol rate and a method thereof. The carrier frequency recovering apparatus includes a phase shift estimation part for estimating a phase shift value caused by a frequency offset based on a received preamble signal; a compensation part for compensating a receiving signal based on the estimated phase shift value obtained in the phase shift estimation part prior to differential decoding; and a detection part for detecting the compensated signal obtained in the compensation part.Type: GrantFiled: March 26, 2007Date of Patent: September 27, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Jung-Yeol Oh, Jae-Young Kim, Byung-Jae Kwak
-
Patent number: 8024598Abstract: An apparatus and method for generating a clock using piecewise linear modulation are provided.Type: GrantFiled: January 30, 2008Date of Patent: September 20, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Chulwoo Kim, Song Minyoung, Ahn Sunghoon
-
Patent number: 8023606Abstract: With the clock data restoration device 1, as a result of the processing of a loop which comprises the sampler section 10, detection section 20, timing determination section 30, and clock output section 40, the respective phases of the clock signal CKXA, clock signal CKXB, and clock signal CK are adjusted to match the phase of the input digital signal, the digital signal sampling time indicated by the clock signal CKXA is adjusted to match the peak time of the distribution of data transition times in a case where the value D (n?2) and value D(n?1) of the preceding two bits differ from one another, and the digital signal sampling time indicated by the clock signal CKXB is adjusted to match the peak time of the distribution of data transition times in a case where the value D (n?2) and value D(n?1) of the preceding two bits are equal to one another.Type: GrantFiled: November 16, 2006Date of Patent: September 20, 2011Assignee: Thine Electronics, Inc.Inventor: Seiichi Ozawa
-
Patent number: 8023607Abstract: A frequency synchronization method comprise a first step of detecting a frequency error which occurs when a high-frequency receiving signal is converted into a digital signal of a base-band, performing rounding or discarding processing and generating a local oscillation signal depending on the converted analog signals, a second step of generating a digital signal whose frequency depending on a discard component obtained by the rounding or discarding processing when the rounding or discarding processing is performed, and a third step of canceling a frequency component of the digital signal which is generated by the second step from a frequency component of the digital signal of the base-band.Type: GrantFiled: January 16, 2008Date of Patent: September 20, 2011Assignee: Fujitsu LimitedInventor: Hideo Ohwada
-
Patent number: 8023605Abstract: A multiphase delay unit causes different delay times to a reference clock to generate a multiphase clock with different phases. A multiphase sampling unit samples the input signal using the multiphase clock, and outputs multiphase sampling data. A phase selecting unit detects a phase relation of the multiphase clock using the multiphase sampling data, and selects output data from the multiphase sampling data based on a result of detecting the phase relation.Type: GrantFiled: August 27, 2007Date of Patent: September 20, 2011Assignee: Ricoh Company, Ltd.Inventors: Nobunari Tsukamoto, Hidetoshi Ema
-
Patent number: 8023482Abstract: A dynamic rate limiting mechanism for wireless mesh networks. In particular implementations, a method comprising monitoring one or more clients associated with a wireless mesh network and the respective hop counts of the clients to a root mesh node of the wireless mesh network; determining, responsive to one or more events, a client data rate for one or more clients of the wireless mesh network based on the number of current clients and the respective hop counts of the current clients; and applying the client data rate to the wireless mesh network.Type: GrantFiled: March 15, 2007Date of Patent: September 20, 2011Assignee: Cisco Technology, Inc.Inventors: Xiaohong Gong, Bretton Lee Douglas, Robert B. O'Hara, Jr., Brian Donald Hart
-
Patent number: 8019037Abstract: A phase difference detection device able to detect a phase with a high precision is provided.Type: GrantFiled: February 8, 2008Date of Patent: September 13, 2011Assignee: Toshiba Kikai Kabushiki KaishaInventor: Shouichi Sato
-
Patent number: 8019034Abstract: Common sample timing control for sample timing of multiple read channels, wherein the signal clocking of the signals received by the multiple read channels are correlated, for example from parallel tracks of magnetic tape that have been written simultaneously. In one embodiment, a common sample timing control comprises multiple phase error inputs, each indicating phase error of one of the read channels. Logic responsive to the multiple phase error inputs is configured to weight and crosscouple the phase error indication of each phase error input with the phase error indication of each other phase error input, and to apply gain related to the variance of noise of the phase error indications. Feedback logic is responsive to the crosscoupling and is configured to provide a sample timing phase estimate for each read channel.Type: GrantFiled: October 11, 2007Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Robert Allen Hutchins, Jens Jelitto, Sedat Oelcer
-
Patent number: 8014486Abstract: Methods and systems of generating a frequency switching local oscillator signal are disclosed. One method includes generating a reference clock signal, and clocking a counter with the reference clock signal. The counter controls selection of a one of a plurality of analog values stored in at least one of a plurality of periodic signal generators. The frequency switching local oscillator signal is generated by selecting an output of a one of the plurality of periodic signal generators.Type: GrantFiled: March 27, 2008Date of Patent: September 6, 2011Assignee: NDSSI Holdings, LLCInventor: Adam L. Schwartz
-
Patent number: 8014472Abstract: Systems and techniques relating to wireless communications are described. A described technique includes receiving a plurality of symbols, observing a plurality of data samples in adjacent symbols, and calculating an estimate of an integer portion of a carrier frequency offset based on a cyclic shift and a phase shift of the data samples between symbols. Calculating the estimate can include calculating sum values corresponding to respective symbol indices. Each of the sum values can be based on a summation of max values that correspond to respective data subcarrier indices, the max values being based on a maximum of an absolute value of a real component of a base value and an absolute value of an imaginary component of the base value, where the base value is based on at least one of the data samples.Type: GrantFiled: February 25, 2009Date of Patent: September 6, 2011Assignee: Marvell International Ltd.Inventors: Jungwon Lee, Hui-Ling Lou, Dimitrios-Alexandros Toumpakaris
-
Patent number: 8009785Abstract: A method and apparatus in an integrated circuit radio transceiver are operable to apply a modified control signal to drive logic that includes a plurality of first devices having a first threshold voltage and a first gate oxide thickness that are both greater than a second threshold voltage and a second gate oxide thickness for a greater second plurality of devices within the integrated circuit radio transceiver. The transceiver therefore generates a first control signal having a first magnitude operable to drive logic that includes a plurality of devices having a second threshold voltage and applies the first control signal to a level shifter to produce the modified control signal.Type: GrantFiled: October 4, 2007Date of Patent: August 30, 2011Assignee: Broadcom CorporationInventors: Stephen Au, Dandan Li
-
Patent number: 8008954Abstract: Multi-phase signal generators and methods for generating multi-phase signals are described. In one embodiment, the clock generator generates quadrature clock signals including those having 90, 180, 270 and 360 degrees phase difference with a first clock signal. One of the intermediate clock signals may be used as an enable signal to guide locking of all signals. For example, the 180 degree clock signal may be inverted and used as an enable signal to guide locking of the initial and 360 degree signals in a single phase adjustment procedure. The 0 and 360 degree signals may be delayed before their phase is compared to compensate for duty cycle error in the clock signals.Type: GrantFiled: October 3, 2008Date of Patent: August 30, 2011Assignee: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 8005130Abstract: A transmitting and receiving technique in which a load on data signal lines is reduced while maintaining a communication quality, thereby making it possible to improve the throughput of data channels. In a transceiver, a transmitter side has an encoder circuit that transmits a bit sequence obtained by encoding link information to a clock signal line, and a receiver side has a clock and data recovery circuit 17 that extracts a clock component from a signal received from the clock signal line, a decoder circuit 19 that decodes the extracted signal to reproduce the link information, and a bit deskew circuit 21 that adjusts a skew that is lower than one bit on the basis of a clock component.Type: GrantFiled: July 13, 2007Date of Patent: August 23, 2011Assignee: Hitachi, Ltd.Inventors: Hidehiro Toyoda, Tatsuya Saito, Hiroki Yamashita, Norio Chujo
-
Patent number: 8004323Abstract: A PLL control circuit, which outputs a PLL clock in response to a reference clock, is provided with a frequency adjustment circuit which performs frequency adjustment such that the PLL clock frequency is substantially constant even when the reference clock varies. The frequency adjustment circuit changes a set value in a counter, which determines the PLL clock frequency, in accordance with the variation in the reference clock frequency.Type: GrantFiled: November 1, 2006Date of Patent: August 23, 2011Assignees: NEC Corporation, Ricoh Company, LtdInventors: Michihito Ootsuki, Masazumi Sukekawa, Mitsutaka Iwasaki, Toshihiro Tsukagoshi
-
Patent number: 8000430Abstract: A delay locked loop operates over a wide range of frequencies and has high accuracy, small silicon area usage, low power consumption and a short lock time. The DLL combines an analog domain and a digital domain. The digital domain is responsible for initial lock and operational point stability and is frozen after the lock is reached. The analog domain is responsible for normal operation after lock is reached and provides high accuracy using smaller silicon area and low power.Type: GrantFiled: December 4, 2007Date of Patent: August 16, 2011Assignee: Mosaid Technologies IncorporatedInventors: Peter Vlasenko, Dieter Haerle
-
Patent number: 7986176Abstract: A clock generating apparatus includes a phase-difference measuring device for measuring a difference in phase between a reference clock and a feedback clock generated by a divider with a high-speed clock generated by a multiplier, an averager for averaging the measured phase difference, and an output clock generator for returning a self-generated output clock to the multiplier and the divider and generating an output clock synchronized with the reference clock by using the averaged phase difference and a generated operation clock. The multiplier generates the high-speed clock by multiplying the returned output clock, and the divider generates the feedback clock by dividing the returned output clock A frequency of generation of the output clock in the output clock generator is increased.Type: GrantFiled: March 16, 2010Date of Patent: July 26, 2011Assignee: Fujitsu LimitedInventor: Yasutaka Kanayama
-
Patent number: 7983373Abstract: A 10GBASE-T clocking method that limits EMI and increases SNR, while reducing power and conserving chip space is provided. The method includes simultaneous clocking of transmitters in an analog front end of a 10 gigabit Ethernet. The method includes providing at least two channels to a 10GBase-T analog front end, where the channel has at least a transmitter port and a receiver port, and providing at least two phase interpreters to the analog front end, where each phase interpreter is dedicated to one receiver port. A central clock generator is disposed to distribute a transmit clock to the phase interpreters and to the transmitter ports, where the transmit clock is further provided to the receiver ports from the phase interpreters. Any clock delay between the clock generator and each channel is balanced and clock phases between the channels are matched.Type: GrantFiled: October 19, 2007Date of Patent: July 19, 2011Assignee: Vintomie Networks B.V., LLCInventors: Kenneth C. Dyer, James M. Little
-
Patent number: 7978775Abstract: A frequency offset detector is provided which is adaptable to a great frequency offset of one or more carrier waves in an OFDM signal. The frequency offset detector comprises a multiplication circuit which multiplies, by a pseudorandom number bit sequence, a reception signal generated by Fourier transformation of an OFDM modulated signal wherein pilot symbols are dispersed and arranged in accordance with four kinds of patterns and periodically transmitted. Four arithmetic circuits extract the pilot symbols corresponding to the respective patterns from a result of the multiplication by the multiplication circuit for each of the four kinds of patterns and calculate the sum of phase differences among the extracted pilot symbols to output an absolute value. A detection circuit detects a frequency offset on the basis of a maximum value of the absolute values calculated by the four arithmetic circuits.Type: GrantFiled: October 25, 2007Date of Patent: July 12, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Masato Tanaka, Hiroji Akahori
-
Patent number: 7974369Abstract: In one embodiment, a (hard-drive) read channel has a phase detector used in a timing recovery loop. The phase detector utilizes the sign bit and confidence value from a received log-likelihood ratio (LLR) signal to generate a mean value. The mean value is convolved with a partial response target to generate an estimated timing error signal. When implemented in a hard-drive read channel, the phase detector allows for timing recovery with lower loss-of-lock rates.Type: GrantFiled: October 30, 2009Date of Patent: July 5, 2011Assignee: LSI CorporationInventors: Jingfeng Liu, Hongwei Song
-
Patent number: 7974376Abstract: High precision continuous time gmC BPF (Band Pass Filter) tuning. A novel approach is presented by which a continuous time signal serves as a BPF control voltage for tuning of a BPF within a communication device (e.g., transceiver or receiver). A PLL (Phase Locked Loop) tunes the center frequency of the BPF using this continuous time signal, and the PLL oscillates at the center frequency of the BPF. The BPF is implemented as a gmC (transconductance-capacitance) filter, and the PLL is implemented using a number of gm (transconductance) cells as well. The PLL's gm cells and the BPF's gm cells are substantially identical in form. All of these gm cells are operated within their respective linear regions. This similarity of gm cells within the PLL and the BPF provide for substantial immunity to environmental perturbations including temperature and humidity changes as well as fluctuations of power supply voltages.Type: GrantFiled: January 2, 2008Date of Patent: July 5, 2011Assignee: Broadcom CorporationInventor: Stephen Wu
-
Patent number: 7970089Abstract: An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling signal for sampling a data signal that was sent along with the timing reference signal. The data-sampling signal may be provided by adjustably delaying a clock signal according to the phase information acquired from the strobe signal. The data-sampling signal may also have an improved waveform compared to the timing reference signal, including a fifty percent duty cycle and sharp transitions. The phase information acquired from the timing reference signal may also be used for other purposes, such as aligning received data with a local clock domain, or transmitting data so that it arrives at a remote device in synchronism with a reference clock signal at the remote device.Type: GrantFiled: December 1, 2009Date of Patent: June 28, 2011Assignee: Rambus Inc.Inventors: Scott C. Best, Richard E. Warmke, David B. Roberts, Frank Lambrecht
-
Patent number: 7970254Abstract: A PLL control circuit of an optical disc apparatus comprising: a voltage frequency conversion circuit that adjusts an oscillating frequency based on a control voltage to generate a first frequency signal; a phase comparison circuit that compares the phase of the first frequency signal with the phase of a second frequency signal generated based on an RF (Radio Frequency) signal at the time of photoelectric conversion of reflected light of the laser beam applied to an optical disc, to generate a phase difference signal indicating a phase difference between the first frequency signal and the second frequency signal; a charge pump circuit that generates the control voltage for synchronizing the phases of the first frequency signal and the second frequency signal according to the phase difference signal; a first detection circuit that detects whether the RF signal exceeds a predetermined level; a second detection circuit that detects whether the phases of the first frequency signal and the second frequency signalType: GrantFiled: March 13, 2007Date of Patent: June 28, 2011Assignee: Sanyo Electric Co., Ltd.Inventor: Hiroyuki Shiono
-
Patent number: 7961832Abstract: A symbol clock (16) associated with a symbol stream (5) in a synchronized communication receiver can be recovered by adjusting the phase of a symbol clock signal (12). The phase adjustment is accomplished by applying a digitally controlled delay (13) to the symbol clock signal based on a timing relationship between the symbol clock and symbol transitions (17) in the symbol stream.Type: GrantFiled: August 22, 2002Date of Patent: June 14, 2011Assignee: Texas Instruments IncorporatedInventor: Bernd Scheffler
-
Patent number: 7957500Abstract: A detector arrangement for detecting a frequency error between an input signal (DATA) and a reference signal. The detector arrangement comprising first latch circuitry (L1, L2) for sampling a quadrature component (CKQ) of the reference signal based on the input signal, to generate a first binary signal (PDQ); second latch circuitry (L3, L4) for sampling an in-phase component (CKI) of the reference signal based on the input signal, to-generate a second binary signal (PD I); third latch circuitry (L5) for sampling the first binary signal based on the second binary signal, to generate the frequency error signal (FD). The detector further comprising control circuitry (TS) for selectively suppressing operation of a charge pump (82) to which the first binary signal (PDQ) is supplied, in response to a control signal derived from the second binary signal.Type: GrantFiled: April 13, 2010Date of Patent: June 7, 2011Assignee: NXP B.V.Inventors: Mihai Adrian Tiberiu Sanduleanu, Eduard Ferdinand Stikvoort
-
Patent number: 7956657Abstract: A time delay apparatus for generating a plurality of phase shifted signals is described comprising a phase tuner generating a phase control signal and a phase interpolator receiving at least one digital signal and generating the plurality of phase shifted signals by phase shifting the digital signal according to the phase control signal.Type: GrantFiled: April 18, 2006Date of Patent: June 7, 2011Assignee: Agency for Science, Technology and ResearchInventors: Teck Hwee Lim, Jee Khoi Yin, Yan Wah Michael Chia
-
Patent number: 7952435Abstract: Embodiments of a phase lock loop and a method for compensating a temperature thereof can output an initial tuning digital value for a voltage controlled oscillator configured to output a desired phase lock loop frequency compensated according to a temperature change. Embodiments of a phase lock loop and a method for compensating a temperature thereof can simultaneously perform a digital coarse tuning and an analog fine tuning to compensate for a temperature in a limited time.Type: GrantFiled: October 29, 2007Date of Patent: May 31, 2011Assignee: GCT Semiconductor, Inc.Inventors: Seung-Wook Lee, Joonbac Park, Jeong Woo Lee, Su Won Kang, Kyeongho Lee
-
Patent number: 7953142Abstract: A variable code-tracking loop filter in a receiver having the ability to change its parameters multiple times in response to received signals. Parameters for the code-tracking loop filter may be varied based on phase and frequency errors from an error detector. In one implementation, the code-tracking loop filter is able to repeatedly vary a single parameter, such as its received bandwidth, based on the phase and frequency errors, while in another, the code-tracking loop filter may vary two or more parameters, such as the loop bandwidth and the natural frequency.Type: GrantFiled: October 17, 2002Date of Patent: May 31, 2011Assignee: Sirf TechnologyInventor: Mangesh Chansarkar
-
Patent number: 7949081Abstract: A phase detecting circuit includes a first node that outputs a pull-up control signal, a second node that outputs a pull-down control signal, an initializing unit that initializes voltage levels of the first and second nodes in response to a pre-charge signal, a data input unit to which receives a receiver data, a phase comparison unit that compares a phase of a receiver clock and a phase of the receiver data input to the data input unit to control the voltage levels of the first and second nodes, and a charging/discharging unit that charges or discharges electric charges that are applied to the first and second nodes.Type: GrantFiled: February 5, 2008Date of Patent: May 24, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hee Woong Song, Kun Woo Park, Yong Ju Kim, Jong Woon Kim, Ic Su Oh, Hyung Soo Kim, Tae Jin Hwang
-
Patent number: 7944261Abstract: Method and apparatus for detecting clock loss in clock circuit. An example of the invention relates to detecting loss of a feedback clock signal input to a digital clock manager, where the feedback clock signal is derived from the reference clock signal. A clock divider is provided to produce a divided feedback clock signal from the feedback clock signal. A first pair of flip-flops is configured to store samples of the divided feedback clock signal on consecutive edges of the reference clock signal. A second pair of flip-flops is configured to store samples of the divided feedback clock signal on consecutive edges of an inversion of the reference clock signal. Detection logic is configured to detect whether each of the first pair of flip-flops and each of the second pair of flip-flops store the same value.Type: GrantFiled: December 3, 2007Date of Patent: May 17, 2011Assignee: Xilinx, Inc.Inventors: Patrick T. Lynch, Amit Wadhwa
-
Patent number: 7940873Abstract: This is a data reproduction circuit for receiving data and reproducing the data and its clock which has an over-sampling determination circuit for sampling the received data by a clock with frequency higher than the data rate of the received data and converting the sampled data into digital signals, a circuit for selecting and outputting the reproduced data, a phase error detection circuit for detecting a phase error from its timing deviation with the received data, based on the reproduced clock, a data selection circuit for adjusting its phase, based on the output of the phase error detection circuit, a phase adjustment circuit for adjusting the phase of the reproduced clock to reproduce a new clock and a clock generation circuit for supplying the over-sampling determination circuit and the data selection circuit with the newly reproduced clock.Type: GrantFiled: February 23, 2006Date of Patent: May 10, 2011Assignee: Fujitsu LimitedInventor: Hirotaka Tamura
-
Patent number: 7916822Abstract: Disclosed is a system and method for a clock and data recovery (CDR) circuit. A phase selection circuit (PSC) generates a signal comprising frequency and phase. A voltage controlled oscillator (VCO) connected to the PSC generates a clock signal. The clock signal controls the frequency of the signal. The CDR circuit also includes a phase adjustment signal generator connected to the PSC for generating a phase adjustment signal. The phase adjustment signal controls the phase of the signal.Type: GrantFiled: March 3, 2006Date of Patent: March 29, 2011Assignee: Agere Systems Inc.Inventors: Pervez M. Aziz, Gregory W. Sheets
-
Patent number: 7916820Abstract: A dual mode clock and data recovery (CDR) system is disclosed. A fast locking, oversampling CDR acquisition module can begin the process to quickly create a data acquisition clock signal in start up data acquisition conditions. When at least some data can be extracted from the incoming data stream, the CDR system can indicate such stability and switch to accept control from a low power CDR maintenance module. The low power CDR maintenance module can then fine tune and maintain the timing of the data acquisition signal. If the quality of the data lock under CDR maintenance module control degrades to a sufficient degree, the high power CDR acquisition module can be re-enables and re-assert control from the low power module until such time as the lock quality is again sufficient for the low power module to be used.Type: GrantFiled: December 11, 2006Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl
-
Patent number: 7907661Abstract: A method and circuit for testing phase interpolators is provided. The method performs a sweep over a phase interpolator delay range and detects if the phase interpolators experience an unacceptably large non-linearity which leads to inaccurate clock timing. The testing circuit implementing this technique uses a phase detector to detect a fault, and in one embodiment, an additional phase interpolator is added as well.Type: GrantFiled: November 14, 2007Date of Patent: March 15, 2011Assignee: Intel CorporationInventor: Benoit Provost
-
Patent number: 7894564Abstract: Spread spectrum clock generation (SSCG) using phase modulation. A first clock signal having a first frequency spectrum may be modulated using phase modulation to produce a second clock signal. The phase modulation may include providing a phase modulation profile corresponding to the integrated frequency modulation profile, to adjust a scaling factor used in obtaining the second clock signal. The phase modulation profile may be provided in the form of a pulse or pulses, which may be injected through pulse density modulation or pulse width modulation at the output of a phase frequency detector comprised in a phase locked loop circuit used in generating the second clock signal. This modified phase modulation technique removes the down spread limitation present in traditional PM implementations, and also provides better jitter performance and lower cost than traditional PM implementations.Type: GrantFiled: April 19, 2007Date of Patent: February 22, 2011Assignee: VIA Technologies, Inc.Inventor: Lin Hsiao-Chyi
-
Patent number: 7894563Abstract: The present invention relates to a clock recovery circuit for generation of a recovered clock signal from a received data stream using a weighted combination of phase component signals. The clock recovery circuit comprises: a detector to detect the phase of a received data stream; a selector comprising a differential generator arranged to generate at least two related signals in dependence on the detected phase; and a clock signal generator to receive the at least two related signals and select related proportions of two or more of a plurality of phase component signals for combination, thereby to generate a recovered clock signal.Type: GrantFiled: May 27, 2005Date of Patent: February 22, 2011Assignee: Virtensys LimitedInventors: Anthony J. Robinson, Christopher M. Towers
-
Patent number: 7894502Abstract: A system and method for generating a clock signal having spread spectrum modulation. The method involves generating a clock signal by generating edge positions for edges of the clock signal from a digital representation of a timing for each edge to impart spread spectrum modulation to the clock signal. A programmable modulator is provided that generates digital values representing edge positions for edges of a clock signal based on at least one of a time-varying period value and a time-varying duty-cycle value. The programmable modulator may comprise a first circuit, called a period modulation circuit, that generates a time-varying digital period value, and a second circuit, called a duty-cycle modulation circuit, that generates a time-varying digital duty-cycle value. The time-varying period values and time-varying duty cycle values are processed to produce a digital edge position value that specifies an edge position for a clock signal.Type: GrantFiled: July 1, 2008Date of Patent: February 22, 2011Assignee: Altera CorporationInventors: Adam L. Carley, Daniel J. Allen
-
Patent number: 7885369Abstract: A PLL frequency generator is disclosed for generating an output signal with a settable target frequency, comprising a) a voltage-controlled oscillator for generating the output signal depending on a control voltage, b) a switchable frequency divider, which is connected to the voltage-controlled oscillator and is designed to derive a frequency-divided signal whose instantaneous frequency depends on a value of an adjustable divisor, from the output signal c) a switchable delay unit, which is connected to the frequency divider and is designed to generate a delayed signal in that the frequency-divided signal is delayed by delay times that in each case depend on a control word and a control signal, and d) a phase detector, which is connected to the switchable delay unit and is designed to determine the phase difference between a reference signal and the delayed signal and to provide it for the generation of the control voltage.Type: GrantFiled: December 18, 2006Date of Patent: February 8, 2011Assignee: ATMEL Automotive GmbHInventors: Sascha Beyer, Ralf Jaehne
-
Patent number: 7884654Abstract: A circuit arrangement (10) for driving an electrical load (2) comprises an input (11) for feeding a power-supply voltage (Vs) with an AC component and an output (13) for providing an output signal (Sout) for driving a connectable electrical load (2). The circuit arrangement (10) further comprises a frequency processing circuit (20) for proving a reference frequency (f1) as a function of the AC component, and a demodulator (60) with a first input (61) for feeding the reference frequency (f1), with a second input (62) that is coupled to the input (11) of the circuit arrangement (10), and with an output (63) that is coupled to the output (13) of the circuit arrangement (10).Type: GrantFiled: January 12, 2007Date of Patent: February 8, 2011Assignee: Austriamicrosystems AGInventors: Manfred Pauritsch, Peter Trattler