Using Bistable Regenerative Trigger Circuits Patents (Class 377/119)
-
Patent number: 9467147Abstract: An integrated circuit counter includes a cascaded chain of bit counters, which are collectively configured to count a number of first edges of a counter input signal received at an input thereof and output the count as a counter output signal. The cascaded chain includes at least two bit counters, which are: (i) configured to support both counter and buffer modes of operation, and (ii) responsive to respective bypass control bit signals having values that specify whether a corresponding one of the at least two bit counters is disposed in the counter or buffer mode of operation.Type: GrantFiled: November 3, 2014Date of Patent: October 11, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Ho Choi, Jin-Woo Kim, Hyeok-Jong Lee
-
Publication number: 20150129748Abstract: A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at least one most significant signal of the count by sequentially toggling in response to at least one of the least significant signal. The counter performs multiple data rate counting with enhance operation speed and reduced power consumption.Type: ApplicationFiled: January 22, 2015Publication date: May 14, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: Kyung-min Kim, Kyoung-min Koh, Yoon-seok Han
-
Patent number: 8983023Abstract: An n-bit counter is formed from cascading counter sub-modules. The counter includes combinatorial control logic coupled to a lower order counter sub-module. The control logic is arranged to clock gate at least one higher order counter sub-module dependent on a logical combination of outputs of the lower order counter sub-module and where the control logic uses pipelining to store at least one previous control logic output for use in determining a later control logic output.Type: GrantFiled: July 4, 2013Date of Patent: March 17, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Naman Gupta, Amol Agarwal, Gaurav Goyal
-
Patent number: 8976052Abstract: A counter includes a buffer unit and a ripple counter. The buffer unit generates at least one least significant signal of a count by buffering at least one clock signal until a termination time point. The ripple counter generates at least one most significant signal of the count by sequentially toggling in response to at least one of the least significant signal. The counter performs multiple data rate counting with enhance operation speed and reduced power consumption.Type: GrantFiled: December 21, 2009Date of Patent: March 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Min Kim, Kyoung-Min Koh, Yoon-Seok Han
-
Patent number: 8692603Abstract: Circuits, integrated circuits, and methods are disclosed for bimodal disable circuits. In one such example method, a counter is maintained, with the counter indicating a logic level at which an output signal will be disabled during at least a portion of one of a plurality of disable cycles. The logic level indicated by the counter is transitioned. An input signal is provided as the output signal responsive to the enable signal indicating that the output signal is to be enabled, and the output signal is disabled at the logic level indicated by the counter responsive to the enable signal indicating that the output signal is to be disabled.Type: GrantFiled: August 23, 2013Date of Patent: April 8, 2014Assignee: Micron Technology, Inc.Inventors: Eric Booth, Tyler J. Gomm, Kallol Mazumder, Scott E. Smith, John F. Schreck
-
Publication number: 20130251092Abstract: A clock divider circuit. The clock divider receives m input clock signals each of the same frequency. Each input clock signal after the first has a phase offset of 2?/m from the previous input clock signal. The clock divider divides the frequency of the input clock signals by an integer of division K. The clock divider includes a counter that receives the first input clock signal and provides one or more count signals. The clock divider also includes m flip-flops, of which a first flip-flop receives the first input clock signal at its clock input and provides a first clock output signal. Each flip-flop after the first receives an input clock signal at its clock input and provides a clock output signal, each clock output signal after the first having a 2?K/m phase offset from the previous clock output signal.Type: ApplicationFiled: May 21, 2013Publication date: September 26, 2013Applicant: Texas Instruments IncorporatedInventor: Rajesh Velayuthan
-
Patent number: 8519767Abstract: Circuits, integrated circuits, and methods are disclosed for bimodal disable circuits. In one such example method, a counter is maintained, with the counter indicating a logic level at which an output signal will be disabled during at least a portion of one of a plurality of disable cycles. The logic level indicated by the counter is transitioned. An input signal is provided as the output signal responsive to the enable signal indicating that the output signal is to be enabled, and the output signal is disabled at the logic level indicated by the counter responsive to the enable signal indicating that the output signal is to be disabled.Type: GrantFiled: December 21, 2011Date of Patent: August 27, 2013Assignee: Micron Technology, Inc.Inventors: Eric Booth, Tyler Gomm, Kallol Mazumder, Scott E. Smith, John F. Schreck
-
Patent number: 8306178Abstract: The present invention discloses a vMOS based multi-valued counter unit. The counter unit includes a vMOS source follower and at least a control gate connected the vMOS source follower. The control gate includes a first dual-value D flip-flop, a second dual-value D flip-flop, an AND gate, and an OR gate. The present invention utilizes the vMOS to replace the complicated threshold value operations of the multi-value logic. The current invention implements the true multi-value logic and a multi-base multi-value counter by increasing the number of the dual-value D flip-flop, and connecting the dual-value D flip-flop to the input control gate of the vMOS follower. The present invention applies the asynchronous carry-over concept to implement the multi-digit multi-value counter, and it also has been verified by the simulation of P Simulation Program with Integrated Circuit Emphasis (SPICE).Type: GrantFiled: June 5, 2012Date of Patent: November 6, 2012Assignee: Ningbo UniversityInventors: Peng Jun Wang, Yue Jun Zhang
-
Patent number: 8218714Abstract: The present invention discloses a neuron MOS based multi-valued counter unit. The counter unit includes a neuron MOS source follower and at least a control gate connected the neuron MOS source follower. The control gate includes a first dual-value D flip-flop, a second dual-value D flip-flop, an AND gate, and an OR gate. The present invention utilizes the neuron MOS to replace the complicated threshold value operations of the multi-value logic. The current invention implements the true multi-value logic and a multi-base multi-value counter by increasing the number of the dual-value D flip-flop, and connecting the dual-value D flip-flop to the input control gate of the neuron MOS follower. Comparing to the conventional multi-value counter, the present invention reduces the necessary components in constructing the counter, and it also reduces the cost and power consumption.Type: GrantFiled: December 30, 2010Date of Patent: July 10, 2012Assignee: Ningbo UniversityInventors: Peng Jun Wang, Yue Jun Zhang
-
Patent number: 8165263Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal. Each of the first to fourth FFs receives a signal at a corresponding input terminal. And each of the first to fourth FFs outputs a signal at a corresponding output terminal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: September 20, 2011Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Patent number: 8068576Abstract: Embodiments described herein are related to a counter. In some embodiments, the counter can be used as a divider, e.g., in a fractional PLL. In some embodiments, the counter (e.g., the main counter or counter C) includes a first counter (e.g., counter C1) and a second counter (e.g., counter C2), which, together with the first counter C1, perform the counting function for counter C. For example, if counter C is to count to the value N, then counter C1 counts, e.g., to N1, and counter C2 counts to N2 where N=N1+N2. For counter C1 to count to N1, N1 is loaded to counter C1. Similarly, for counter C2 to count to N2, N2 is loaded to counter C2. While counter C1 counts (e.g., to N1), N2 can be loaded to counter C2. After counter C1 finishes counting to N1, N2, if loaded, is available for counter C2 to start counting to this N2. Counters C1 and C2 can alternately count and thus provide continuous counting for counter C. Other embodiments and exemplary applications are also disclosed.Type: GrantFiled: February 3, 2010Date of Patent: November 29, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Chang Lin, Tien-Chun Yang, Steven Swei
-
Patent number: 8023614Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: July 19, 2010Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Patent number: 7961837Abstract: A control unit that outputs a plurality of control signals in response to the input of a plurality of counter enable signals allocated into the numerical value of a multiple of 2 is provided. An operating unit increments or decrements by a multiple of 2 in response to input of the plurality of control signals and count up-down signals.Type: GrantFiled: October 26, 2009Date of Patent: June 14, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jae-Boum Park, Young-Bo Shim
-
Patent number: 7876873Abstract: An asynchronous ping-pong counter is disclosed. The asynchronous ping-pong counter comprises a first asynchronous counter, a second synchronous counter, and a controller, the asynchronous ping-pong counter operates between a first state and a second state. In the first state, the first asynchronous counter counts a first number of clock edges of a fast clock signal, and the second asynchronous counter holds a first counter output value. In the second state, the second asynchronous counter counts a second number of clock edges of the fast clock signal, and the first asynchronous counter holds a second counter output value. The controller determines a state transition based on a sampling of a slow clock signal by the fast clock signal.Type: GrantFiled: June 2, 2009Date of Patent: January 25, 2011Assignee: Realtek Semiconductor Corp.Inventor: Hong-Yean Hsieh
-
Patent number: 7864915Abstract: Design techniques for a low-power asynchronous counter. In an exemplary embodiment, the clock inputs and signal outputs of a plurality of flip-flops are serially concatenated to implement an asynchronous counting mechanism. The signal outputs of the plurality of flip-flops are sampled by successively delayed versions of a reference signal. Further design techniques for generating successively delayed versions of the reference signal are disclosed. In an exemplary embodiment, the asynchronous counting techniques may be utilized in a high-speed counter for a digital-phase locked loop (DPLL).Type: GrantFiled: October 8, 2008Date of Patent: January 4, 2011Assignee: QUALCOMM IncorporatedInventor: Gang Zhang
-
Publication number: 20100296622Abstract: A counter circuit adding a first value indicated by a plurality of bits and a second value in response to a clock signal, a first part of the plurality of bits being lower order than a second part of the plurality of bits, the counter circuit including a first counter configured to add the first part of the plurality of bits and the second value in response to the clock signal to output a third value regarding a result of adding the first and the second values, a second counter configured to add the second part of the plurality of bits and a fourth value in response to the clock signal, and a clock transmission control circuit coupled to the first and second counters to receive the clock signal and the third value, and to control whether or not to supply the clock signal to the second counter in accordance with the received third value.Type: ApplicationFiled: August 3, 2010Publication date: November 25, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Yasuhiro Oda
-
Patent number: 7746973Abstract: A signal detection circuit comprising: a differential amplifier to which an output voltage of a detection coil of a magnetic sensor is to be applied; a comparator to output a digital signal being at one logic level in a period between two spike-shaped voltages adjacent to each other in the output voltage of the differential amplifier; and a count circuit to perform a count operation in a period during which the comparator outputs the digital signal of the one logic level, the count circuit including a first counter to count a first clock having a predetermined frequency, a second counter to count a second clock being equal in frequency to and different in phase from the first clock, the second counter having the same number of bits as the number of bits of the first counter, and an adder to add count values of the first and the second counter.Type: GrantFiled: May 19, 2008Date of Patent: June 29, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Hiroshi Saito, Yasuhiro Kaneta
-
Publication number: 20100046694Abstract: A control unit that outputs a plurality of control signals in response to the input of a plurality of counter enable signals allocated into the numerical value of a multiple of 2 is provided. An operating unit increments or decrements by a multiple of 2 in response to input of the plurality of control signals and count up-down signals.Type: ApplicationFiled: October 26, 2009Publication date: February 25, 2010Applicant: Hynix Semiconductor Inc.Inventors: Young-Bo Shim, Jae-Boum Park
-
Publication number: 20090290678Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: ApplicationFiled: June 28, 2008Publication date: November 26, 2009Applicant: Hynix Semiconductor Inc.Inventors: Mi Sun YOON, Chul Woo Yang, Sang Oh Lim
-
Patent number: 7609801Abstract: A control unit that outputs a plurality of control signals in response to the input of a plurality of counter enable signals allocated into the numerical value of a multiple of 2 is provided. An operating unit increments or decrements by a multiple of 2 in response to input of the plurality of control signals and count up-down signals.Type: GrantFiled: June 29, 2007Date of Patent: October 27, 2009Assignee: Hynix Semiconductor Inc.Inventors: Jae-Boum Park, Young-Bo Shim
-
Patent number: 7587020Abstract: A high performance, low power up/down counter is set forth. The counter presented is controlled by two clock pulses, an up pulse and a down pulse, and updates all bits of the counter in parallel. These bits are then latched using a scannable pulsed limited output switching dynamic logic latch. By using a limited switch dynamic logic latch, the counter is able to utilize the speed of dynamic logic without requiring the traditional dynamic logic power. The area saved and speed gained by using a dynamic latch is significant compared to a typical edge-triggered flip-flop. Additionally, by computing all the next count state bits in parallel, the counter reduces an overall count computation delay by eliminating the counter ripple.Type: GrantFiled: April 25, 2007Date of Patent: September 8, 2009Assignee: International Business Machines CorporationInventors: Jethro C. Law, Trong V. Luong, Hung C. Ngo, Peter J. Klim
-
Patent number: 7475271Abstract: A multiprocessor switching device substantially implemented on a single CMOS integrated circuit is described in connection with a channelized timer for use in controlling the issuance of signals to the processor(s) or control logic (such as interrupts, descriptors, etc.) that that identify system-related functions for a plurality of channels. Using control registers to select an individual bit of a multi-bit counter, a timing interval pulse is provided for prompting signal generation that is otherwise subject to a minimum count requirement.Type: GrantFiled: October 14, 2003Date of Patent: January 6, 2009Assignee: Broadcom CorporationInventor: Koray Oner
-
Patent number: 7440534Abstract: A master latch (1) is formed from a static circuit, and a slave latch (2) is formed from a dynamic circuit. The number of circuit elements can be smaller as compared to a slave latch formed from a static circuit so that the size and area of a master-slave flip-flop can be reduced. Since the master latch is formed from a static circuit, data can be held stably during the standby time by setting the master latch in a data holding state.Type: GrantFiled: August 9, 2005Date of Patent: October 21, 2008Assignee: Nippon Telegraph and Telephone CorporationInventors: Hiroki Morimura, Satoshi Shigematsu, Yukio Okazaki, Katsuyuki Machida
-
Patent number: 7197104Abstract: An edge counter counting both rising and falling edges of an input signal is implemented with combinational logic, without using flip-flops. The combinational logic is designed using intermediate signals and state transitions producing an output signal having a cycle corresponding to a predetermined odd or even number of input signal edges, with the logic optimized and protected against entry into “stuck” states. A low power, low gate count edge counter is thus implemented with an output signal duty cycle at least as balanced as the input counter duty cycle.Type: GrantFiled: February 18, 2004Date of Patent: March 27, 2007Assignee: National Semiconductor CorporationInventors: Hung K. Cheung, Hee Wong
-
Patent number: 6642758Abstract: A circuit provides a programmable phase shift feature, where the phase shift is programmably selectable by a user. This circuitry may be incorporated in a programmable logic device (PLD) or field programmable gate array (FPGA) to provide additional programmability features. The programmable phase shift circuitry may be implemented within a phase locked loop (PLL) or delay locked loop (DLL) circuit. In an implementation, the programmable phase shift circuitry is implemented using two programmable counters.Type: GrantFiled: December 5, 2000Date of Patent: November 4, 2003Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Xiaobao Wang, In Whan Kim, Wayne Yeung, Khai Nguyen
-
Publication number: 20030076137Abstract: An improved fractional divider that comprises an integer value storage means containing the integer part of the division value ‘K’ connected to the input of a programmable counter means that is configured for a count value of ‘K’ or ‘K+1’ depending upon the state of a count control signal and generates the output signal as well a terminal count signal which is connected to an enable input of a fractional accumulator means that produces the count control signal on an addition overflow and has a first input connected to its result output and a second input connected to the output of a fractional value storage means, containing the fractional part of the divider value.Type: ApplicationFiled: October 10, 2002Publication date: April 24, 2003Applicant: STMicroelectronics Pvt. Ltd.Inventor: Kalyana Chakravarthy
-
Publication number: 20020167359Abstract: A phase-locked loop (PLL) includes a down counter having a detection circuit configured to determine when the counter reaches its terminal count. The down counter also includes a control line configured to alter the terminal count detected by the detection circuit by an off-set.Type: ApplicationFiled: May 14, 2001Publication date: November 14, 2002Inventors: Eric L. Unruh, Scott G. Gibbons
-
Publication number: 20020114422Abstract: A counter circuit includes a plurality of flip flop circuits (FF circuits) sequentially connected for receiving a common clock signal, and two-input logic gates each having an input connected to an output of a corresponding FF circuit and the other input connected to an output of a common FF circuit, and of which output signal is supplied to an FF circuit positioned at the post stage of the corresponding FF circuit. A booby trap is realized by the two-input logic gates. The value input to each of the FF circuits is determined by logical operation of at most two logical values, so that the counter circuit can be adapted to the increasing frequency of a clock signal CLK. Thus, the counter circuit with the booby trap, capable of performing high-speed operation can be provided.Type: ApplicationFiled: August 15, 2001Publication date: August 22, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Masahiko Ishiwaki
-
Patent number: 6085343Abstract: A testing method in which the stages in a multi-stage counter chain are tested sequentially. A counter chain is composed of two or more stages with the carry-out signal from each stage being coupled to the carry-in signal of a subsequent stage. Various circuit modules may be clocked from intermediate stages in the counter chain. In the test mode, the carry-out signal from a given stage is latched once it is asserted. Thereafter, the subsequent stage counts at a higher rate. In this manner, each stage of the chain is run through a complete count, thus verifying the functionality of each stage. Further, the first stage finishes a complete count cycle before the second stage begins counting at a higher rate. A circuit module which is clocked by the output of the first stage is therefore able to complete an operation before any circuit modules clocked by subsequent stages are triggered.Type: GrantFiled: June 24, 1997Date of Patent: July 4, 2000Assignee: Sun Microsystems, Inc.Inventor: Suresh Krishnamoorthy
-
Patent number: 5946369Abstract: An N-bit binary synchronous counter includes K counter stages, with each stage including N/K flip-flops or other suitable storage elements. A given one of the counter stages receives a carry-in signal generated by another counter stage or by a carry logic circuit. The given counter stage includes a selection circuit for selecting one of two precomputed values for application to an input of a storage element in that stage based on a value of the carry-in signal. The selection circuit may include a two-input multiplexer for each of the N/K storage elements of the given counter stage. The jth multiplexer includes a first input coupled to an output of the jth storage element, and a second input coupled to an output of a logic circuit. The logic circuit generates a logic function based on the output of the jth storage element and other lower significant storage elements in the stage.Type: GrantFiled: July 30, 1997Date of Patent: August 31, 1999Assignee: Lucent Technologies Inc.Inventors: Ravi Kumar Kolagotla, Santosh K. Misra, Jiancheng Mo, Hosahalli R. Srinivas
-
Patent number: 5600695Abstract: A counter circuit having a load function which is able to speedily yet stably perform counting operations no matter what kind of value has been loaded. The counter circuit having a load function performs counting operations in synchronization with an input clock signal and is able to count from an arbitrary value upon receiving a count initiation value in synchronization with a load signal. The principal composing elements are: at least three counter circuits 1-1.about.Type: GrantFiled: September 19, 1995Date of Patent: February 4, 1997Assignee: Ando Electric Co., Ltd.Inventor: Keiji Negi
-
Patent number: 5432830Abstract: An asynchronous counter includes a plurality of flip-flops, cascade connected to one another, the plurality of flip-flops serially receiving successive pulse trains having varying numbers of pulses per pulse train. Switching circuitry, coupled to the plurality of flip-flops, inverts the state of each flip-flop between a first set of pulse trains and a second set of pulse trains (or first and second consecutive pulse trains) so that the counter computes a difference between the number of pulses in the first set of pulse trains and the number of pulses in the second set of pulse trains (or a difference between the number of pulses of the first pulse train and the number of the second pulse train). Initialization circuitry, coupled to the plurality of flip-flops, initializes all of the flip-flops at each predetermined even number of pulse trains.Type: GrantFiled: November 22, 1993Date of Patent: July 11, 1995Assignee: SGS-Thomson Microelectronics S.A.Inventor: Jean-Louis Bonnot
-
Patent number: 5164970Abstract: A cascaded driver circuit has two or more stages connected to a common serial data signal line and a common clock pulse signal line. Each stage has a counter circuit for dividing the frequency of the clock pulse signal and an enable latch circuit for latching an enable signal, received from the preceding stage, in response to the divided clock pulses. A data latching circuit in each stage latches serial data in response to the clock pulse signal, starting when the enable signal is latched and stopping when a first number of bits of serial data have been latched. An enable output circuit in each stage sends an enable signal to the next stage when the data latching circuit has latched a second number of bits, the second number being at least two less than the first number.Type: GrantFiled: December 14, 1990Date of Patent: November 17, 1992Assignee: OKI Electric Industry Co., Ltd.Inventors: Yasuhiro Shin, Teruyuki Fujii
-
Patent number: 5132642Abstract: An asynchronously resettable counter/divider (25) in a phase-locked loop (PLL) for a frequency synthesizer (12) reduces the lock-up time for the PLL by resetting the resettable counter/divider when the phase difference between the output signal from a VCO (20, 21) and a low frequency reference signal (30) exceeds a predetermined value.Type: GrantFiled: October 4, 1991Date of Patent: July 21, 1992Assignee: Motorola, Inc.Inventors: Harry D. Bush, Paul J. Weber
-
Patent number: 4975931Abstract: A programmable counter or frequency divider includes the combination of a fixed modulus prescaler (110) and a programmable divider (120, 130, 140, 150, 160) in which the prescaler provides more than a single clock phase to the programmable divider and the programmable divider utilizes the multiple clock phases to allow operation in a true fractional-integer mode. The overall combination of the prescaler and programmable divider functions as a programmable divider for which the minimum increment in the overall divider modulus is less than the prescaler modulus, but the maximum clock frequency usable is the maximum clock frequency of the prescaler.Type: GrantFiled: December 19, 1988Date of Patent: December 4, 1990Assignee: Hughes Aircraft CompanyInventor: Albert E. Cosand
-
Patent number: 4902909Abstract: A flip-flop (40) for a divide-by-2 frequency divider having a first stage (50) formed by two master-slave-type memory elements (10a, 10b) each having a two-input NOR gate (20a, 20b), and by a second stage (60) with 2 NOR gates (61, 62) connected as an RS flip-flop. The memory elements (10a, 10b) also include an enhancement-type MESFET transistor (30a, 30b), the gates (Ga, Gb) and the drains (Da, Db) of said transistors (30a, 30b) being coupled to the respective inputs of the NOR-gates (20a, 20b).Type: GrantFiled: February 21, 1989Date of Patent: February 20, 1990Assignee: U.S. Philips Corp.Inventor: Bernard Chantepie
-
Patent number: 4839912Abstract: A circuit arrangement for monitoring a binary signal having at least one level shift within a characteristic waiting time, such circuit including two flip-flops which receive control pulses at intervals at least as long as the characteristic waiting time. In order to enable the two flip-flops to employ the same clock pulses, a gate circuit is assigned to each of them, the output of which is connected to the data input of the assigned flip-flop. If a control pulse is present, the first gate circuit ensures that the first flip-flop can switch to its set state, while the second gate ensures that the state of the second flip-flop is switched to the inverse of the state of the first flip-flop. If a control pulse is not present, the first flip-flop can only be switched to its reset state when the binary signal to be monitored has the binary value 1, while the second flip-flop cannot switch from its existing state.Type: GrantFiled: February 10, 1988Date of Patent: June 13, 1989Assignee: U.S. Philips CorporationInventor: Jurgen Bednarz
-
Patent number: 4741005Abstract: A multistage counter circuit comprising a plurality of counters connected in cascade, each providing a carry signal and having signal logic levels at an output of each stage inverted by main clock pulses and sub clock pulses, and means including a flip-flop connected at the output of each stage for synchronizing the carry signal of each stage with the main clock pulses to generate a carry signal to a succeeding stage unafffected by delays in the carry signal of a preceding stage.Type: GrantFiled: September 5, 1986Date of Patent: April 26, 1988Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toshiyuki Tanigawa
-
Patent number: 4575867Abstract: A high speed programmable prescaler has an input divider that divides an input stream of clock pulses by either 2 or upon command by 3. Connected to the input divider is a plurality of dividers that are electrically cascaded together from a first member to last member with each member of the plurality of dividers being capable of dividing the clock pulses applied to it by either 2 or upon command by 3. A prescaler selects either 2 or 3 for dividing the input stream of clock pulses so that number of clock pulses necessary to obtain an output pulse can be represented by the equation of 2.sup.N +M where N is the number of members of the plurality of dividers and M is the control number having a range of 0 to 2.sup.N -1.The critical path delays are minimized by using a flip-flop in the input divider to divide by 2 and then on command shifting the output of the flip-flop by 180.degree. to obtain the divide by 3 function.Type: GrantFiled: August 9, 1982Date of Patent: March 11, 1986Assignee: Rockwell International CorporationInventor: Noel E. Hogue
-
Patent number: 4521898Abstract: A ripple counter circuit is provided that reduces propagation delay inherent in flip-flops, and therefore, reduces the current required. A first flip-flop has a clock input responsive to a clock signal and a D input connected to a Q output. A second flip-flop has a clock input ANDed to a Q output of the first flip-flop and the clock signal. A propagation delay normally associated with the first flip-flop is eliminated from the Q output of the second flip-flop.Type: GrantFiled: December 28, 1982Date of Patent: June 4, 1985Assignee: Motorola, Inc.Inventor: M. Faheem Akram
-
Patent number: 4517474Abstract: A logic system which includes a plurality of identical logic circuit building blocks, each referred to as an M Circuit, is disclosed. The M Circuits are connected in a linear array of interconnected M Circuits including first through last M Circuits, the linear array providing a latch operation. The system comprises a plurality of M Circuits each of which responds to transitions of a two-level binary input signal to provide a memory and a logic function which has a complete truth table for every possible combination of input signal transitions or changes in logic level at a pair of input terminals A and B. Each of the M Circuits comprises a gate having two inputs connected to the A and B input terminals, resepectively, and a set-reset flip flop having its set input connected to the output of the gate, the reset input connected to the B input terminal and the set and reset outputs connected, respectively, to the output terminals Q and Q of the M Circuit.Type: GrantFiled: January 20, 1984Date of Patent: May 14, 1985Assignee: Scientific Circuitry, Inc.Inventor: Joseph J. Shepter
-
Patent number: 4509182Abstract: A binary counter consists of some unit stages having a first pair of coincident gates composed of a first and a second coincident gates, a first input terminal of each being cross-coupled with the other's output terminal, and a second pair of coincident gates composed of a third and a fourth coincident gates, a first input terminal of each being cross-coupled with the other's output terminal.Type: GrantFiled: June 2, 1982Date of Patent: April 2, 1985Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hiroshi Minakuchi
-
Patent number: 4438350Abstract: A logic circuit building block, referred to as an M Circuit, is provided which solves various problems of prior art logic circuit building blocks and binary logic systems. The M Circuit responds to transitions of a two level binary input signal to provide a memory and a logic function which has a complete truth table for every possible combination of input signal transitions or changes in logic level at a pair of input terminals A and B. The M Circuit generally includes both logic gating and a memory for placing the M Circuit in a set condition in response to the application of first known combinations of input signal levels or transitions at the A and B terminals, and for placing the M Circuit in a reset condition in response to the application of second known combinations of input signal levels at the A and B input terminals.Type: GrantFiled: February 18, 1981Date of Patent: March 20, 1984Assignee: Scientific Circuitry, Inc.Inventor: Joseph J. Shepter
-
Patent number: 4399549Abstract: A method and apparatus is described for dividing a clock frequency by any odd number to obtain a symmetrical output. Generally, some dividers in a chain of divide-by-two dividers are designated as controlled dividers and others are designated as uncontrolled dividers. The clock input of each controlled divider receives the output of an exclusive NOR gate, the inputs to which include the output of the last divider in the chain and either the clock signal or the output of a preceding divider, depending on certain criteria. The clock input of each uncontrolled divider receives the output of an immediately preceding divider. With this arrangement, the last divider in the chain develops a divided output which is symmetrical.Type: GrantFiled: August 18, 1981Date of Patent: August 16, 1983Assignee: Zenith Radio CorporationInventor: Gopal K. Srivastava