Having Additional, Nonmemory Control Electrode Or Channel Portion (e.g., For Accessing Field Effect Transistor Structure, Etc.) Patents (Class 438/266)
-
Patent number: 11985814Abstract: A method for manufacturing a bit line structure includes the following operations. A bit line conductive layer is formed on a surface of a semiconductor substrate, and the bit line conductive layer is partially located in a groove in the surface of the semiconductor substrate. A first protective layer is formed on surfaces of the bit line conductive layer and the semiconductor substrate. A first barrier layer is formed on a surface of the first protective layer. The surface of the first barrier layer is subjected with passivating treatment. A sacrificial layer is formed on the surface of the first barrier layer, and is provided with a filling part filled in the groove. A part, other than the filling part, of the sacrificial layer is cleaned and stripped.Type: GrantFiled: August 30, 2021Date of Patent: May 14, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Ning Xi, Peimeng Wang
-
Patent number: 11937425Abstract: Semiconductor devices are provided. A semiconductor device includes gate electrodes on a substrate and stacked perpendicularly to an upper surface of the substrate. The semiconductor device includes interlayer insulating layers alternately stacked with the gate electrodes. Moreover, the semiconductor device includes channel structures passing through the gate electrodes. Each of the channel structures includes a channel layer extending perpendicularly to the upper surface of the substrate, a tunneling insulating layer on the channel layer, charge storage layers on the tunneling insulating layer in respective regions between the gate electrodes and a side surface of the tunneling insulating layer, and first blocking insulating layers on the charge storage layers, respectively. A first layer of the first blocking insulating layers is on an upper surface, a lower surface, and a side surface of a first layer of the charge storage layers.Type: GrantFiled: April 21, 2020Date of Patent: March 19, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Taisoo Lim, Suhyeong Lee
-
Patent number: 11839077Abstract: A semiconductor storage device includes: a first conductive layer and a second conductive layer arranged in a first direction; a plurality of first semiconductor layers facing the first conductive layer, the plurality of first semiconductor layers arranged in a second direction intersecting the first direction; a first charge storage layer disposed between the plurality of first semiconductor layers and the first conductive layer; and a first insulating layer provided between the plurality of first semiconductor layers and the first charge storage layer in the first direction. The first insulating layer includes a first region, a second region, and a third region provided between the first region and the second region in the second direction. A nitrogen concentration in the first region and the second region is lower than a nitrogen concentration in the third region.Type: GrantFiled: March 3, 2021Date of Patent: December 5, 2023Assignee: KIOXIA CORPORATIONInventors: Toshifumi Kuroda, Yusuke Shimada, Satoshi Nagashima
-
Patent number: 11785769Abstract: A manufacturing method of semiconductor device is provided. In the manufacturing method, a tunneling dielectric layer, floating gates on the tunneling dielectric layer, an ONO layer on the floating gates, and control gates on the ONO layer are formed. During the formation of the floating gates and the control gates, reactive-ion etching (R.I.E.) is not used at all, and thus damage to the floating and control gates from high-density plasma is prevented, such as charge trap in the floating gates may be significantly reduced to improve the reliability of data storage.Type: GrantFiled: July 3, 2022Date of Patent: October 10, 2023Assignee: Winbond Electronics Corp.Inventors: Hsin-Huang Shen, Yu-Shu Cheng, Yao-Ting Tsai
-
Patent number: 11777005Abstract: A transistor which is resistant to a short-channel effect is provided. The transistor includes a first conductor in a ring shape, an oxide semiconductor including a region extending through an inside of a ring of the first conductor, a first insulator between the first conductor and the oxide semiconductor, a second insulator between the first conductor and the first insulator, and a charge trap layer inside the ring of the first conductor. The charge trap layer is inside the second insulator and configured to be in a floating state.Type: GrantFiled: May 19, 2021Date of Patent: October 3, 2023Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Akio Suzuki, Shinpei Matsuda, Shunpei Yamazaki
-
Patent number: 11706920Abstract: Embodiments of three-dimensional (3D) memory devices having a memory layer that confines electron transportation and methods for forming the same are disclosed. A method for forming a 3D memory device includes the following operations. An initial channel hole is formed in a stack structure having a plurality of first layers and a plurality of second layers alternatingly arranged over a substrate. A portion of each one of the plurality of first layers facing a sidewall of the initial channel hole is removed to form a channel hole. A semiconductor channel structure is formed in the channel hole. The semiconductor channel structure includes a memory layer following a profile of a sidewall of the channel hole. The plurality of first layers are removed to form a plurality of tunnels. Portions of the memory layer are removed, through the tunnels, to divide the memory layer into a plurality of disconnected sub-memory portions.Type: GrantFiled: December 1, 2020Date of Patent: July 18, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Jun Liu, Li Hong Xiao
-
Patent number: 11670394Abstract: A temperature exposure detection system includes a plurality of nonvolatile memory cells. The memory includes memory read circuitry for reading the plurality of memory cells to determine a data retention error rate of the plurality of memory cells. The temperature exposure detection system determines a temperature exposure of the system based on the determined data retention error rate.Type: GrantFiled: August 18, 2021Date of Patent: June 6, 2023Assignee: NXP B.V.Inventors: Michiel Jos van Duuren, Guido Jozef Maria Dormans, Anirban Roy
-
Patent number: 11659710Abstract: A memory structure and its fabrication method are provided in the present disclosure. The method includes providing a substrate, forming a plurality of discrete memory gate structures on the substrate where an isolation trench is between adjacent memory gate structures and a memory gate structure includes a floating gate layer and a control gate layer, forming an isolation layer in the isolation trench where a top surface of the isolation layer is lower than a top surface of the control gate layer and higher than a bottom surface of the control gate layer, forming an opening on an exposed sidewall of the control gate layer where a bottom of the opening is lower than or coplanar with the top surface of the isolation layer, and forming an initial metal silicide layer on an exposed surface of the control gate layer and the top surface of the isolation layer.Type: GrantFiled: September 22, 2020Date of Patent: May 23, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Liang Han, Hai Ying Wang
-
Patent number: 11659735Abstract: The semiconductor device includes a first gate electrode, a first gate insulating film, a semiconductor film, a first electrode, a second electrode, a second gate insulating film, and a second gate electrode. The first gate insulating film is located over the first gate electrode. The semiconductor film is located over the first gate insulating film and overlaps with the first gate electrode. The first electrode and the second electrode are each located over and in contact with the semiconductor film. The second gate insulating film is located over the first electrode and the second electrode. The second gate electrode is located over the second gate insulating film and overlaps with the second electrode and the first gate electrode. The first electrode is completely exposed from the second gate electrode.Type: GrantFiled: March 4, 2021Date of Patent: May 23, 2023Assignee: JAPAN DISPLAY INC.Inventor: Takeshi Sakai
-
Patent number: 11616069Abstract: The present application discloses a semiconductor structure and a manufacturing method thereof. The semiconductor structure comprises a substrate, a gate dielectric layer, a floating gate, a first dielectric layer and a control gate. The gate dielectric layer is disposed on the substrate. The floating gate is disposed on the gate dielectric layer and has at least one tip on a top surface of the floating gate. The first dielectric layer is disposed on the floating gate. The control gate is disposed above the first dielectric layer and at least partially overlaps the floating gate.Type: GrantFiled: October 19, 2020Date of Patent: March 28, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ping-Chia Shih, Kuei-Ya Chuang, Chuang-Hsin Chueh, Ming-Che Tsai, Wen-Lin Wang, Yi-Chun Teng, Ssu-Yin Liu, Wan-Chun Liao
-
Patent number: 11616075Abstract: A method that is part of a method of forming an elevationally-extending string of memory cells comprises forming an intervening structure that is elevationally between upper and lower stacks that respectively comprise alternating tiers comprising different composition materials. The intervening structure is formed to comprise an elevationally-extending-dopant-diffusion barrier and laterally-central material that is laterally inward of the dopant-diffusion barrier and has dopant therein. Some of the dopant is thermally diffused from the laterally-central material into upper-stack-channel material. The dopant-diffusion barrier during the thermally diffusing is used to cause more thermal diffusion of said dopant into the upper-stack-channel material than diffusion of said dopant, if any, into lower-stack-channel material. Other embodiments, including structure independent of method, are disclosed.Type: GrantFiled: January 22, 2021Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, David Daycock
-
Patent number: 11594453Abstract: A method of forming a device on a substrate with recessed first/third areas relative to a second area by forming a fin in the second area, forming first source/drain regions (with first channel region therebetween) by first/second implantations, forming second source/drain regions in the third area (defining second channel region therebetween) by the second implantation, forming third source/drain regions in the fin (defining third channel region therebetween) by third implantation, forming a floating gate over a first portion of the first channel region by first polysilicon deposition, forming a control gate over the floating gate by second polysilicon deposition, forming an erase gate over the first source region and a device gate over the second channel region by third polysilicon deposition, and forming a word line gate over a second portion of the first channel region and a logic gate over the third channel region by metal deposition.Type: GrantFiled: April 8, 2022Date of Patent: February 28, 2023Assignee: Silicon Storage Technology, Inc.Inventors: Serguei Jourba, Catherine Decobert, Feng Zhou, Jinho Kim, Xian Liu, Nhan Do
-
Patent number: 11515314Abstract: A nonvolatile memory device is provided. The device comprises a memory transistor. A first capacitor is coupled to the memory transistor. A second capacitor is coupled to the memory transistor. The second capacitor comprises a first electrode and a second electrode. The first capacitor and the second capacitor are connected to separate input terminals.Type: GrantFiled: June 4, 2020Date of Patent: November 29, 2022Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Xinshu Cai, Lanxiang Wang, Yongshun Sun, Eng Huat Toh, Shyue Seng Tan
-
Patent number: 11462542Abstract: According to one embodiment, a semiconductor storage device includes a plurality of first wires extending in a first direction, a plurality of second wires extending in a second direction intersecting the first direction, and a plurality of first semiconductor transistors. Each first semiconductor transistor is respectively connected between one of the plurality of first wires and one of the plurality of second wires. Each first semiconductor transistor includes a gate electrode connected to the respective first wire and a channel layer on a first surface of the second wire and also a side surface of the respective second wire.Type: GrantFiled: February 27, 2020Date of Patent: October 4, 2022Assignee: KIOXIA CORPORATIONInventors: Masaharu Wada, Keiji Ikeda
-
Patent number: 11348935Abstract: A device comprises a control gate structure and a memory gate structure over a substrate, a charge storage layer formed between the control gate structure and the memory gate structure, a first spacer along a sidewall of the memory gate structure, a second spacer along a sidewall of the control gate structure, an oxide layer over a top surface of the memory gate structure, a top spacer over the oxide layer, a first drain/source region formed in the substrate and adjacent to the memory gate structure and a second drain/source region formed in the substrate and adjacent to the control gate structure.Type: GrantFiled: May 8, 2020Date of Patent: May 31, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Ming Wu, Wei Cheng Wu, Shih-Chang Liu, Harry-Hak-Lay Chuang, Chia-Shiung Tsai
-
Patent number: 11245040Abstract: A semiconductor device having a high on-state current is provided. The semiconductor device includes a first insulator; a first oxide over the first insulator; a first conductor and a second conductor that are apart from each other over the first oxide; a second insulator covering the first insulator, the first oxide, the first conductor, and the second conductor; a third insulator over the second insulator; a fourth insulator in contact with a first conductor, a side surface of the second conductor, a side surface of the second insulator, and a side surface of the third insulator; a fifth insulator that is over the first oxide and on an inner side of the fourth insulator; a third conductor on an inner side of the fifth insulator; and a sixth insulator that is in contact with a top surface of the fourth insulator and over the third insulator, the fifth insulator, and the third conductor. The fourth insulator is divided to be apart from each other over the first oxide.Type: GrantFiled: February 21, 2019Date of Patent: February 8, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Katsuaki Tochibayashi, Satoru Okamoto
-
Patent number: 11088174Abstract: A display substrate, a manufacturing method thereof and a display device are provided. The method of manufacturing a display substrate includes manufacturing a plurality of gate insulation layers having different thicknesses on a base substrate in one patterning process.Type: GrantFiled: March 14, 2019Date of Patent: August 10, 2021Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Guoying Wang, Zhen Song
-
Patent number: 11049809Abstract: One semiconductor device includes first to fourth wirings disposed within a prescribed interval in a first direction, extending in a second direction, and arranged at a first pitch in the first direction, first to third lead-out wirings disposed within the prescribed interval in the first direction, extending in the second direction, and arranged at a second pitch in the first direction, a bridge part disposed between the first lead-out wiring, and the second lead-out wiring, and connected to the first lead-out wiring, and the second lead-out wiring, a first contact part in contact with at least one part of the bridge part, and a second contact part in contact with the third lead-out wiring. One of either the first lead-out wiring, or the second lead-out wiring is connected to the second wiring, and the third lead-out wiring is connected to the fourth wiring.Type: GrantFiled: March 31, 2020Date of Patent: June 29, 2021Assignee: LONGITUDE LICENSING LIMITEDInventor: Shunsuke Asanao
-
Patent number: 10867871Abstract: Interconnect structures and corresponding formation techniques for fin-like field effect transistors (FinFETs) are disclosed herein. An exemplary interconnect structure for a FinFET includes a gate node via electrically coupled to a gate of the FinFET, a source node via electrically coupled to a source of the FinFET, and a drain node via electrically coupled to a drain of the FinFET. A source node via dimension ratio defines a longest dimension of the source node via relative to a shortest dimension of the source node via, and a drain node via dimension ratio defines a longest dimension of the drain node via relative to a shortest dimension of the drain node via. The source node via dimension ratio is greater than the drain node via dimension ratio. In some implementations, the source node via dimension ratio is greater than 2, and the drain node via dimension ratio is less than 1.2.Type: GrantFiled: December 27, 2019Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 10680094Abstract: An electronic device can include a channel layer including AlzGa(1-z)N, where 0?z?0.1; a gate dielectric layer; and a gate electrode of a high electron mobility transistor (HEMT). The gate dielectric layer can be disposed between the channel layer and the gate electrode. The gate electrode includes a gate electrode film that contacts the gate dielectric layer, wherein the gate electrode film can include a material, wherein the material has a sum of an electron affinity and a bandgap energy of at least 6 eV. In some embodiments, the material can include a p-type semiconductor material. The particular material for the gate electrode film can be selected to achieve a desired threshold voltage for an enhancement-mode HEMT. In another embodiment, a portion of the barrier layer can be left intact under the gate structure. Such a configuration can improve carrier mobility and reduce Rdson.Type: GrantFiled: August 1, 2018Date of Patent: June 9, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Abhishek Banerjee, Piet Vanmeerbeek, Peter Moens
-
Patent number: 10546947Abstract: A method of forming a memory cell, e.g., flash memory cell, may include (a) depositing polysilicon over a substrate, (b) depositing a mask over the polysilicon, (c) etching an opening in the mask to expose a surface of the polysilicon, (d) growing a floating gate oxide at the exposed polysilicon surface, (e) depositing additional oxide above the floating gate oxide, such that the floating gate oxide and additional oxide collectively define an oxide cap, (f) removing mask material adjacent the oxide cap, (g) etching away portions of the polysilicon uncovered by the oxide cap, wherein a remaining portion of the polysilicon defines a floating gate, and (h) depositing a spacer layer over the oxide cap and floating gate. The spacer layer may includes a shielding region aligned over at least one upwardly-pointing tip region of the floating gate, which helps protect such tip region(s) from a subsequent source implant process.Type: GrantFiled: August 23, 2018Date of Patent: January 28, 2020Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Mel Hymas, Bomy Chen, Greg Stom, James Walls
-
Patent number: 10438799Abstract: A method of fabricating semiconductor devices includes sequentially forming a gate layer and a mandrel layer on a substrate, forming a first photoresist on the mandrel layer, forming a mandrel pattern by at least partially removing the mandrel layer using the first photoresist as a mask, forming a spacer pattern that comprises a first mandrel spacer located on a side of a first mandrel included in the mandrel pattern and a second mandrel spacer located on the other side of the first mandrel, forming a sacrificial layer that covers the first and second mandrel spacers after removing the mandrel pattern, forming a second photoresist including a bridge pattern overlapping parts of the first and second mandrel spacers on the sacrificial layer; and forming a gate pattern by at least partially removing the gate layer using the first and second mandrel spacers and the second photoresist as a mask.Type: GrantFiled: March 29, 2017Date of Patent: October 8, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sang Jine Park, Yong Sun Ko, In Seak Hwang
-
Patent number: 10347673Abstract: The present disclosure relates to a solid-state imaging device and an electronic device that are configured to suppress the occurrence of noise and white blemishes in an amplification transistor having an element separation region which is formed by ion implantation. An amplification transistor has an element separation region formed by ion implantation. A channel region insulating film which is at least a part of a gate insulating film above a channel region of the amplification transistor is thin compared to a gate insulating film of a selection transistor, and an element separation region insulating film which is at least a part of a gate insulating film above the element separation region of the amplification transistor is thick compared to the channel region insulating film. The present disclosure can be applied to, for example, a CMOS image sensor, etc.Type: GrantFiled: August 6, 2015Date of Patent: July 9, 2019Assignee: Sony Semiconductor Solutions CorporationInventors: Yusuke Otake, Toshifumi Wakano, Takuya Sano, Yusuke Tanaka, Keiji Tatani, Hideo Harifuchi, Eiichi Tauchi, Hiroki Iwashita, Akira Matsumoto
-
Patent number: 10269581Abstract: A method of making a semiconductor structure, the method including forming a conductive layer over a substrate. The method further includes forming a first imaging layer over the conductive layer, where the first imaging layer comprises a plurality of layers. The method further includes forming openings in the first imaging layer to expose a first set of areas of the conductive layer. The method further includes implanting ions into each area of the first set of area. The method further includes forming a second imaging layer over the conductive layer. The method further includes forming openings in the second imaging layer to expose a second set of areas of the conductive layer, wherein the second set of areas is different from the first set of areas. The method further includes implanting ions into the each area of the second set of areas.Type: GrantFiled: October 2, 2017Date of Patent: April 23, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Yen Hsieh, Ming-Ching Chang, Chia-Wei Chang, Chao-Cheng Chen, Chun-Hung Lee, Dai-Lin Wu
-
Patent number: 10170540Abstract: Back end of the line (BEOL) capacitors and methods of manufacture are provided. The method includes forming wiring lines on a substrate, with spacing between adjacent wiring lines. The method further includes forming an air gap within spacing between the adjacent wiring lines by deposition of a capping material. The method further includes opening the air gap between selected adjacent wiring lines. The method further includes depositing conductive material within the opened air gap.Type: GrantFiled: January 27, 2017Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Christopher J. Penny, Theodorus E. Standaert, Junli Wang
-
Patent number: 9941369Abstract: The present disclosure relates to a memory cell comprising a vertical selection gate extending in a trench made in a substrate, a floating gate extending above the substrate, and a horizontal control gate extending above the floating gate, wherein the floating gate also extends above a portion of the vertical selection gate over a non-zero overlap distance. Application mainly to the production of a split gate memory cell programmable by hot-electron injection.Type: GrantFiled: June 28, 2016Date of Patent: April 10, 2018Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Francesco La Rosa, Stephan Niel, Julien Delalleau, Arnaud Regnier
-
Patent number: 9741801Abstract: A method for producing a semiconductor device includes depositing an oxide film containing an impurity having a first conductivity type on a substrate. A nitride film is deposited and a first oxide film is deposited that contains an impurity having a second conductivity type that differs from the first conductivity type. The first oxide film, the nitride film, and the second oxide film are etched to form a contact hole. An epitaxial growth process is carried out form a first pillar-shaped silicon layer in the contact hole. The nitride film is removed and epitaxial growth process is performed to form an output terminal.Type: GrantFiled: July 19, 2016Date of Patent: August 22, 2017Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9721958Abstract: A method of forming a memory device by forming spaced apart first and second regions with a channel region therebetween, forming a floating gate over and insulated from a first portion of the channel region, forming a control gate over and insulated from the floating gate, forming an erase gate over and insulated from the first region, and forming a select gate over and insulated from a second portion of the channel region. Forming of the floating gate includes forming a first insulation layer on the substrate, forming a first conductive layer on the first insulation layer, and performing two separate etches to form first and second trenches through the first conductive layer. A sidewall of the first conductive layer at the first trench has a negative slope and a sidewall of the first conductive layer at the second trench is vertical.Type: GrantFiled: January 21, 2016Date of Patent: August 1, 2017Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Jeng-Wei Yang, Chun-Ming Chen, Man-Tang Wu, Feng Zhou, Xian Liu, Chien-Sheng Su, Nhan Do
-
Patent number: 9666588Abstract: A non-volatile memory cell formed using damascene techniques includes a floating gate electrode that includes a recess lined with a control gate dielectric and filled with the control gate electrode material. The control gate material is a composite ONO, oxide-nitride-oxide sandwich dielectric in one embodiment. The floating gate transistors of the non-volatile memory cell include a high gate coupling ratio due to the increased area between the floating gate electrode and the control gate electrode.Type: GrantFiled: June 9, 2015Date of Patent: May 30, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Yu Chiu, Hung-Che Liao
-
Patent number: 9508829Abstract: A semiconductor device includes a gate positioned on a substrate; a nanosheet that extends through the gate, protrudes from a sidewall of the gate, and forms a recess between the substrate and the nanosheet; a dielectric spacer disposed in the recess; a source/drain contact positioned on a source/drain disposed on the substrate adjacent to the gate; an air gap spacer positioned along the sidewall of the gate and in contact with a dielectric material disposed on the nanosheet, the air gap spacer being in contact with the source/drain contact; and an interlayer dielectric (ILD) disposed on the air gap spacer.Type: GrantFiled: May 4, 2016Date of Patent: November 29, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Bruce B. Doris, Michael A. Guillorn, Xin Miao
-
Patent number: 9361993Abstract: Read disturb is reduced in a charge-trapping memory device such as a 3D memory device by optimizing the channel boosting voltage in an unselected NAND string. A pass voltage applied to the unselected word lines can cause a large gradient in the channel which leads to electron-hole formation and a hot electron injection (HEI) type of read disturb. When the selected word line is close to the source-side of the NAND string, HEI disturb occurs on the drain-side of the selected word line. To avoid this disturb, a spike is provided in the control gate voltage of a drain-side selected gate transistor to temporarily connect the channel to the bit line, lowering the voltage of the associated channel region. A similar approach is used for a drain-side selected word line. The spike may be omitted when the selected word line is mid-range.Type: GrantFiled: January 21, 2015Date of Patent: June 7, 2016Assignee: SanDisk Technologies Inc.Inventors: Hong-Yan Chen, Yingda Dong, Wei Zhao, Charles Kwong
-
Patent number: 9287275Abstract: Some embodiments include methods of forming flash memory cells and semiconductor constructions, and some embodiments include semiconductor constructions. Some embodiments may include a method in which a semiconductor substrate is provided to have a plurality of active area locations. Floating gates are formed over the active area locations, with the floating gates having widths that are entirely sub-lithographic. Adjacent floating gates are spaced from one another by gaps. Dielectric material and control gate material are formed over the floating gates and within the gaps. Some embodiments may include a construction in which a pair of adjacent floating gates are over a pair of adjacent active areas, with the floating gates being spaced from one another by a distance which is greater than a distance that the active areas are spaced from one another.Type: GrantFiled: August 20, 2009Date of Patent: March 15, 2016Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Kirk D. Prall
-
Patent number: 9281198Abstract: A method of forming a semiconductor device is disclosed. The method includes forming a first dielectric layer on a substrate; forming a set of bias lines on the first dielectric layer; covering the set of bias lines with a second dielectric layer; forming a semiconductor layer on the second dielectric layer; and forming a set of devices on the semiconductor layer above the set of bias lines.Type: GrantFiled: May 23, 2013Date of Patent: March 8, 2016Assignee: GlobalFoundries, Inc.Inventors: Thomas N. Adam, Kangguo Cheng, Ali Khakifirooz, Alexander Reznicek, Raghavasimhan Sreenivasan
-
Patent number: 9275953Abstract: A semiconductor integrated circuit (IC) with a dielectric matrix is disclosed. The dielectric matrix is located between two conductive features. The matrix includes a first nano-scale dielectric block, a second nano-scale dielectric block, and a first nano-air-gap formed by a space between the first nano-scale dielectric block and the second nano-scale dielectric block. The matrix also includes third nano-scale dielectric block and a second nano-air-gap formed by a space between the second nano-scale dielectric block and the third nano-scale dielectric block. The nano-scale dielectric blocks share a first common width, and the nano-air-gaps share a second common width. An interconnect structure integrates the dielectric matrix with the conductive features.Type: GrantFiled: August 14, 2014Date of Patent: March 1, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Yen Huang, Yu-Sheng Chang, Hai-Ching Chen, Tien-I Bao
-
Patent number: 9214234Abstract: According to one embodiment, a memory cell string stacked body includes first memory cell transistors above a semiconductor substrate, and second memory cell transistors below a first channel semiconductor film, and one of the first memory cell transistors and one of the second memory cell transistors share with a control gate electrode. The control gate electrodes of the first memory cell transistors cover an upper surface of a first charge storage layer and at least a part of a side surface in a second direction via a first insulating film in the one of the first memory cell transistors. The control gate electrodes of the second memory cell transistors cover only a lower surface of a second charge storage layer via a second insulating film in one of the second memory cell transistors.Type: GrantFiled: January 8, 2014Date of Patent: December 15, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Hideto Takekida
-
Patent number: 9209197Abstract: Embodiments described herein generally relate to landing gate pads for contacts and manufacturing methods therefor. A bridge is formed between two features to allow a contact to be disposed, at least partially, on the bridge. Landing the contact on the bridge avoids additional manufacturing steps to create a target for a contact.Type: GrantFiled: December 14, 2012Date of Patent: December 8, 2015Assignee: Cypress Semiconductor CorporationInventors: Mark Ramsbey, Chun Chen, Unsoon Kim, Shenqing Fang
-
Patent number: 9171858Abstract: Integrated circuits with multi-level memory cells and methods for producing the same are provided. A method for producing an integrated circuit with a multi-level memory cell includes forming a gate insulator overlying a substrate. A select gate is formed overlying the gate insulator such that one multi-level memory cell includes one select gate. A thin film storage layer with nanocrystals is formed overlying the select gate and the substrate, and a left and right control gate are formed on opposite sides of the select gate such that the thin film storage layer is between the substrate and each of the control gates. A left implant and a right implant are formed in the substrate such that the select gate, the left control gate, and the right control gate are positioned between the left and right implants.Type: GrantFiled: December 30, 2013Date of Patent: October 27, 2015Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Danny Pak-Chum Shum, Fook Hong Lee
-
Patent number: 9171915Abstract: A method for fabricating semiconductor device is disclosed. The method includes the steps of first providing a substrate, in which the substrate includes a SONOS region and a EEPROM region. Next, a first gate layer is formed in the SONOS region and the EEPROM region, the first gate layer is patterned by removing the first gate layer from the SONOS region and forming a floating gate pattern in the EEPROM region, an ONO layer is formed in the SONOS region and the EEPROM region, a second gate layer is formed on the ONO layer of the SONOS region and the EEPROM region, the second gate layer and the first gate layer are patterned to form a floating gate and a control gate in the EEPROM region, and the second gate layer is patterned to form a first gate in the SONOS region.Type: GrantFiled: May 15, 2014Date of Patent: October 27, 2015Assignee: UNITED MICROELECTRONICS CORP.Inventor: Tzu-Ping Chen
-
Patent number: 9067286Abstract: The invention relates to a method for producing a piston ring (30, 130, 230) for a piston (10) of an internal combustion engine, comprising a ring back (31), an upper ring flank (32), a lower ring flank (33), and a running surface (42), and the method comprising the following method steps: (a) preparing a ring blank (30?) with a ring back (31?), an upper ring flank (32?), a lower ring flank (33?), and an outer lateral face (34?), (b) shaping an asymmetrical convex contour (35) along the outer lateral face (34?) and shaping a radially outward-extending protrusion (36) in the outer lateral surface (34?) in the region of the lower ring flank (33?), (c) coating the outer lateral surface (34?) with a coating material, (d) removing the protrusion (36), thereby exposing the material of the ring blank (30?) in the shape of a circumferential surface (41) which blends into the coating (39), and forming an oil scraper edge (40) between the circumferential surface (41) and the lower ring flank (33?), and (e) post and/orType: GrantFiled: December 21, 2011Date of Patent: June 30, 2015Assignee: MAHLE International GmbHInventors: Daniel Lopez, Richard Alves
-
Patent number: 9064967Abstract: The semiconductor element includes an oxide semiconductor layer on an insulating surface; a source electrode layer and a drain electrode layer over the oxide semiconductor layer; a gate insulating layer over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; and a gate electrode layer over the gate insulating layer. The source electrode layer and the drain electrode layer have sidewalls which are in contact with a top surface of the oxide semiconductor layer.Type: GrantFiled: August 29, 2014Date of Patent: June 23, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Motomu Kurata, Mayumi Mikami
-
Patent number: 9064734Abstract: A semiconductor device includes a substrate including an active region and a field region, first gate structures disposed on the active region, first air gaps disposed between the first gate structures, second gate structures disposed on the field region, second air gaps disposed between the second gate structures, and an interlayer insulating layer disposed on the first gate structures, the first air gaps, the second gate structures, and the second air gaps. A lowermost level of the second air gaps is lower than a lowermost level of the first gate structures.Type: GrantFiled: November 5, 2012Date of Patent: June 23, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jae-Hwang Sim
-
Patent number: 9041092Abstract: A semiconductor device includes a pillar-shaped silicon layer including a first diffusion layer, a channel region, and a second diffusion layer formed in that order from the silicon substrate side, floating gates respectively disposed in two symmetrical directions so as to sandwich the pillar-shaped silicon layer, and a control gate line disposed in two symmetrical directions other than the two directions so as to sandwich the pillar-shaped silicon layer. A tunnel insulating film is formed between the pillar-shaped silicon layer and each of the floating gates. The control gate line is disposed so as to surround the floating gates and the pillar-shaped silicon layer with an inter-polysilicon insulating film interposed therebetween.Type: GrantFiled: September 5, 2013Date of Patent: May 26, 2015Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9040375Abstract: A method for processing a carrier accordance with various embodiments may include: forming a structure over the carrier, the structure including at least two adjacent structure elements arranged at a first distance between the same; depositing a spacer layer over the structure, wherein the spacer layer may be deposited having a thickness greater than half of the first distance, wherein the spacer layer may include electrically conductive spacer material; removing a portion of the spacer layer, wherein spacer material of the spacer layer may remain in a region between the at least two adjacent structure elements; and electrically contacting the remaining spacer material.Type: GrantFiled: January 28, 2013Date of Patent: May 26, 2015Assignee: INFINEON TECHNOLOGIES DRESDEN GMBHInventors: Robert Strenz, Mayk Roehrich, Wolfram Langheinrich, John Power, Danny Shum, Martin Stiftinger
-
Publication number: 20150137206Abstract: A method includes forming a selection gate and a control gate for a flash memory cell in a memory device region. The selection gate and the control gate are over a semiconductor substrate. A protection layer is formed to cover the selection gate and the control gate. Stacked layers are formed in a logic device region, wherein the stacked layers extend to overlap the selection gate and the control gate. The stacked layers are patterned to form a gate stack for a logic device in the logic device region. After the patterning, an etching step is performed to etch a residue of the stacked layers in a boundary region of the memory device region. After the etching step, the protection layer is removed from the memory device region. Source and drain regions are formed for each of the flash memory cell and the logic device.Type: ApplicationFiled: January 17, 2014Publication date: May 21, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Chyi Liu, Wei-Hang Huang, Yu-Hsing Chang, Chang-Ming Wu, Wei Cheng Wu, Shih-Chang Liu, Harry-Hak-Lay Chuang, Chia-Shiung Tsai, Ru-Liang Lee
-
Patent number: 9029933Abstract: According to an embodiment, a non-volatile memory device includes a memory cell including a semiconductor layer, a charge storage layer provided on the semiconductor layer, and a first insulating film provided between the semiconductor layer and the charge storage layer. The device also includes a first conductive layer provided on the charge storage layer, a second conductive layer provided between the charge storage layer and the first conductive layer, a second insulating film provided between the charge storage layer and the second conductive layer, and a third insulating film provided between the first conductive layer and the second conductive layer.Type: GrantFiled: September 5, 2013Date of Patent: May 12, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Sotome, Kenta Yamada, Wataru Sakamoto
-
Patent number: 9029936Abstract: A memory device includes a semiconductor channel, a tunnel dielectric layer located over the semiconductor channel, a first charge trap including a plurality of electrically conductive nanodots located over the tunnel dielectric layer, dielectric separation layer located over the nanodots, a second charge trap including a continuous metal layer located over the separation layer, a blocking dielectric located over the second charge trap, and a control gate located over the blocking dielectric.Type: GrantFiled: December 7, 2012Date of Patent: May 12, 2015Assignee: SanDisk Technologies Inc.Inventors: Vinod Purayath, George Samachisa, George Matamis, James Kai, Yuan Zhang
-
Publication number: 20150123187Abstract: A semiconductor device manufacturing method includes: forming a first well of the first conductivity type in a substrate; forming a second well of the first conductivity type in a first region of the substrate; forming a third well of the second conductivity type underneath the second well in the first region of the substrate in a position overlapping with the first well located underneath the second well in the first region of the substrate; forming a fourth well, that surrounds the second well and has the second conductivity type, in the first region of the substrate; forming a fifth well of the first conductivity type above the first well in the second region of the substrate; and forming a sixth well of the second conductivity type above the first well in the second region of the substrate.Type: ApplicationFiled: October 30, 2014Publication date: May 7, 2015Inventors: Hiroyuki Ogawa, Junichi Ariyoshi
-
Patent number: 9024425Abstract: The present invention discloses a discrete three-dimensional memory (3D-M). It comprises at least a 3D-array die and at least an integrated intermediate-circuit die comprising both a read/write-voltage generator (VR/VW-generator) and an address/data translator (A/D-translator). The intermediate-circuit die performs voltage, address and/or data conversion between the 3D-M core region and the host. Discrete 3D-M support multiple 3D-array dies.Type: GrantFiled: March 13, 2013Date of Patent: May 5, 2015Assignees: HangZhou HaiCun Information Technology Co., Ltd., Guobiao ZhangInventor: Guobiao Zhang
-
Patent number: 9018690Abstract: A memory device, and method of make same, having a substrate of semiconductor material of a first conductivity type, first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween, a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region, a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region, and a stressor region of embedded silicon carbide formed in the substrate underneath the second gate.Type: GrantFiled: September 28, 2012Date of Patent: April 28, 2015Assignee: Silicon Storage Technology, Inc.Inventors: Mandana Tadayoni, Nhan Do
-
Patent number: 9012972Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a first insulating film disposed above the semiconductor substrate; a first electrode film disposed above the first insulating film; a second insulating film disposed above the first electrode film; a second electrode film disposed above the second insulating film; a third electrode film filling a first trench and overlying the second electrode film, the first trench having a first width and a first depth and extending through the second electrode film and the second insulating film and into the first electrode film; and a first barrier metal film and a first metal film disposed above the third electrode film; wherein the third electrode film above the second electrode film has a first thickness equal to or less than ½ of the first width of the first trench.Type: GrantFiled: September 6, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hisakazu Matsumori, Hideto Takekida, Akira Mino, Jun Murakami