Deposited Thin Film Resistor Patents (Class 438/384)
-
Patent number: 5851895Abstract: The invention relates to a hybrid RC element and to a simple method of manufacturing such an element. The inventive hybrid RC element comprises a capacitor body and a resistor body. Said element is characterized in that it includes a block-shaped, ceramic capacitor body which is provided with a contact layer on two parallel surfaces, and in that a block-shaped, ceramic resistor body is provided on one of said contact layers, the surface of the resistor body facing away from the capacitor body also being provided with a contact layer. The resistor body is preferably made from doped Si. The inventive hybrid RC element is very suitable for applications in which the element is exposed to high voltage pulses (1 kV or more). Unlike the known hybrid RC elements, the element in accordance with the invention is not subject to short-circuits under these conditions.Type: GrantFiled: September 27, 1996Date of Patent: December 22, 1998Assignee: U.S. Philips CorporationInventors: Johannes W. Weekamp, Gerjan F. A. Van De Walle
-
Patent number: 5849623Abstract: A method for fabricating a thin film resistor comprises applying a tantalum nitride layer over a dielectric layer, applying a metallization layer over the tantalum nitride layer, and patterning the metallization layer with a first portion of the metallization layer situated apart from a second portion of the metallization layer and both the first and second portions being at least partially situated on the tantalum nitride layer. In one embodiment, after patterning the metallization layer, the resistance value between the first and second portions of the metallization layer is determined and compared to a predetermined resistance value, and at least one of the first and second portions is trimmed to obtain a modified resistance value between the first and second portions that is closer to the predetermined resistance value than the determined resistance value.Type: GrantFiled: May 23, 1997Date of Patent: December 15, 1998Assignee: General Electric CompanyInventors: Robert John Wojnarowski, James Wilson Rose, Kyung Wook Paik, Michael Gdula
-
Patent number: 5834356Abstract: Disclosed is a method for making a high resistive structure in a salicided process. The method includes providing a substrate including at least one active device having diffusion regions and a polysilicon gate structure. Depositing a metallization layer over the substrate including at least one active device. Annealing the substrate to cause at least part of metallization layer to form a metallization silicided layer over the substrate that includes the at least one active device. Preferably, the metallization silicided layer lying over the diffusion regions and the polysilicon gate produces a substantially decreased level of sheet resistance. The method also includes forming a mask over the metallization silicided layer, and the mask being configured to leave a portion of the metallization silicided layer that overlies at least one active device exposed.Type: GrantFiled: June 27, 1997Date of Patent: November 10, 1998Assignee: VLSI Technology, Inc.Inventors: Subhas Bothra, Dipankar Pramanik, Xi-Wei Lin
-
Patent number: 5821150Abstract: A method of forming a resistor from semiconductive material includes, a) providing a substrate; b) providing a layer of semiconductive material over the substrate; c) providing a pair of openings into the semiconductive material layer; d) plugging the pair of openings with an electrically conductive material to define a pair of electrically conductive pillars within the semiconductive material, the pair of pillars having semiconductive material extending therebetween to provide a resistor construction; and e) providing a conductive node to each of the electrically conductive pillars.Type: GrantFiled: October 20, 1997Date of Patent: October 13, 1998Assignee: Micron Technology, Inc.Inventors: Kirk Prall, Pierre C. Fazan, Aftab Ahmad, Howard E. Rhodes, Werner Juengling, Pai-Hung Pan, Tyler Lowrey
-
Patent number: 5770495Abstract: The invention provides a method of fabricating a semiconductor device, including the steps of (a) forming an impurity region at a surface of a silicon substrate, (b) depositing an insulative film over the silicon substrate, (c) forming a contact hole through the insulative film to expose the impurity region of the silicon substrate, (d) forming an electrode wiring over the contact hole, the electrode wiring comprising a refractory metal silicide film and a silicon film overlying on the metal silicide film, the metal silicide film overlying the exposed impurity region, (e) depositing a second insulative film over a resultant, (f) depositing a polysilicon film on the second insulative film, (g) patterning the polysilicon film to form an element, and (h) heat-treating a resultant at high temperature in oxidizing atmosphere. The step (h) is to be carried out at any time after the step (f) has been completed.Type: GrantFiled: October 26, 1995Date of Patent: June 23, 1998Assignee: NEC CorporationInventors: Nolifumi Sato, Shinji Ohara, Hitoshi Mitani, Hidetaka Natsume, Takami Hiruma
-
Patent number: 5759887Abstract: A method of manufacturing a semiconductor integrated circuit (IC) includes the steps of forming a polycrystalline silicon layer containing impurities on a semiconductor substrate; forming an oxidation-resistant insulating layer on the polycrystalline silicon layer; simultaneously forming resist patterns for forming a capacitor element and a resistor element on the oxidation-resistant insulating layer; and patterning the oxidation-resistant insulating layer and the polycrystalline silicon layer in sequence using resist patterns.Type: GrantFiled: June 3, 1997Date of Patent: June 2, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Takao Ito, Masayuki Ayabe
-
Patent number: 5744846Abstract: A method of forming an SRAM cell includes, a) providing a pair of pull-down gates having associated transistor diffusion regions operatively adjacent thereto, one of the diffusion regions of each pull-down gate being electrically connected to the other pull-down gate; b) providing a pair of pull-up resistor nodes for electrical connection with a pair of respective pull-up resistors, the pull-up nodes being in respective electrical connection with one of the pull-down gate diffusion regions and the other pull-down gate; c) providing a first electrical insulating layer outwardly of the resistor nodes; d) providing a pair of contact openings, with respective widths, through the first insulating layer to the pair of resistor nodes; e) providing a second electrical insulating layer over the first layer and to within the pair of contact openings to a thickness which is less than one-half the open widths; f) anisotropically etching the second electrical insulating layer to define respective electrical insulating annType: GrantFiled: January 3, 1997Date of Patent: April 28, 1998Assignee: Micron Technology, Inc.Inventors: Shubneesh Batra, Monte Manning
-
Patent number: 5723384Abstract: There is provided a method for manufacturing a capacitor in a semiconductor device including the steps of forming first and second insulating layers with a first contact hole through to a semiconductor substrate, patterning a first conductive layer to form a pedestal portion of a lower electrode, using a patterned third insulating layer selectively forming an upper portion of the lower electrode from a tungsten nitride thin film, and forming an undercut beneath the pedestal portion by wet-etching the second insulating layer.Type: GrantFiled: September 13, 1996Date of Patent: March 3, 1998Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-lyul Park, Jung-min Ha, Dae-hong Ko, Sang-in Lee
-
Patent number: 5710070Abstract: The present invention provides a structure and a method of manufacturing a resistor in a semiconductor device and especially for a resistor in an ink jet print head. The method begins by providing a substrate 10 having a field oxide region 20 surrounding an active area. The field oxide region 20 has an ink well region 52. Also a transistor is provided in the active area. The transistor comprises a source 12, drain 14 and gate electrode 16 18 19. A dielectric layer 24 is formed over the field oxide region 20 and the transistor 12 14 16 18. The dielectric layer 24 has contact openings over the source 12 and drain 14. A resistive layer 26 27 is formed over the dielectric layer 24 and contacting the source 12 and drain 14. The resistive layer 26 27 is preferably comprised of two layers of: a Titanium layer 26 under a titanium nitride 27 or a titanium layer 26 under a tungsten nitride layer 27. A first metal layer 28 is formed over the resistive layer.Type: GrantFiled: November 8, 1996Date of Patent: January 20, 1998Assignee: Chartered Semiconductor Manufacturing PTE Ltd.Inventor: Lap Chan
-
Patent number: 5705441Abstract: A method is described for forming a high contact resistance region within the drain region or source region of an insulated gate field effect transistor as part of a high resistance resistor for electrostatic discharge protection of the field effect transistor. The silicide free contact region is formed as part of a self aligned silicide, or salicide, contact process. Nitrogen ion implantation followed by annealing is used to form a silicon nitride mask at the silicide free contact region. The mask prevents the formation of low contact resistance metal silicide at the silicide free contact region during the salicide process. Low resistance contacts to the gate electrode, source, and drain are formed using metal silicide.Type: GrantFiled: March 19, 1996Date of Patent: January 6, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jau-Jey Wang, Yuan-Lung Liu
-
Patent number: 5665629Abstract: A SRAM cell with cross-coupled transistors, a pair of transfer gate transistors and a pair of load resistors is manufactured by forming a plurality of field effect transistors in a silicon substrate. In one embodiment, the transistors are formed in an SOI substrate to improve soft-error resistance. An insulator layer is deposited over the source, drain and gate contacts (device contact areas), hole openings are etched into the insulating layer to expose a plurality of device contact areas. A highly resistive layer is patterned to substantially cover and in contact with some selected contact hole openings and device contact areas. A conductive material is deposited into all of the contact hole openings so as to substantially over-fill the contact hole openings and make electrical contact with the device contacts and patterned resistive layer.Type: GrantFiled: August 11, 1995Date of Patent: September 9, 1997Assignee: International Business Machines CorporationInventors: Bomy Able Chen, Gorden Seth Starkey
-
Patent number: 5658808Abstract: A method of fabricating a polycrystalline silicon thin-film transistor having two symmetrical lateral resistors is disclosed. Two sub-gates are formed along with a gate in the gate metal or polysilicon layer of the thin-film transistor. The two sub-gates that are located symmetrically on the two sides of the gate have equal distances to the gate. One sub-gate is near the drain of the thin film transistor and the other near the source. Two sections in the polycrystalline silicon layer of the thin film transistor are blocked by the two sub-gates and no impurity material is doped. The two undoped sections form the symmetrical lateral resistors of this invention. The lateral resistor near the drain decreases the electric field in the nearby depletion area when the thin-film transistor is switched off. The current leakage is reduced.Type: GrantFiled: August 14, 1996Date of Patent: August 19, 1997Assignee: Industrial Technology Research InstituteInventor: Kang-Cheng Lin
-
Patent number: 5656524Abstract: A polysilicon resistor (40) includes a field oxide layer (12) and a polysilicon layer (20) that covers a portion of field oxide layer (12). The polysilicon layer (20) possesses a predetermined electrical resistance value. Nitride/oxide stack (42) covers a predetermined portion of the polysilicon layer (20) and forms at least one exposed location of polysilicon layer (20) on which not to implant a dopant to achieve a predetermined resistance value. Silicide layer (34) covers exposed location.Type: GrantFiled: June 7, 1995Date of Patent: August 12, 1997Assignee: Texas Instruments IncorporatedInventors: Robert H. Eklund, Douglas A. Prinslow, David B. Scott
-
Patent number: 5656330Abstract: A resistive element is provided which is used on a cathode conductor side of a field emission type fluorescent display device and made of a hydrogenated amorphous silicon film. Nitride is added during deposition of the hydrogenated amorphous silicon film containing an impurity for controlling resistivity of the film. A method for producing the resistive element and an apparatus therefor are also disclosed.Type: GrantFiled: March 22, 1995Date of Patent: August 12, 1997Assignee: Futaba Denshi Kogyo K.K.Inventors: Takahiro Niiyama, Shigeo Itoh, Teruo Watanabe
-
Patent number: 5654244Abstract: In the present invention, a first protective layer formed over a diaphragm is prevented from being etched unnecessarily at the time of etching a second protective layer, and the detection accuracy of the diaphragm is improved.In a process for producing a semiconductor pressure sensor, a first protective layer 4, a metal layer 8 and a second protective layer 6 are successively formed by deposition over a diaphragm 1a, and the second protective layer 6 is removed by etching so that the second protective layer 6 is left on a predetermined portion of an electrode 5. Since the metal layer 8 acts as an etching stopper layer at the time of removing the second protective layer 6 by etching, the first protective layer 4 over the diaphragm 1a is prevented from being etched. The metal layer 8 is removed by etching thereafter so that only the first protective layer 4 is formed over the diaphragm 1a.Type: GrantFiled: April 26, 1995Date of Patent: August 5, 1997Assignee: Nippondenso Co., Ltd.Inventors: Minekazu Sakai, Tsuyoshi Fukada, Hiroshige Sugito
-
Patent number: 5635418Abstract: A semiconductor processing method of forming a resistor from semiconductive material includes: a) providing a node to which electrical connection to a resistor is to be made; b) providing a first electrically insulative material outwardly of the node; c) providing an exposed vertical sidewall in the first electrically insulative material outwardly of the node; d) providing a second electrically insulative material outwardly of the first material and over the first material vertical sidewall, the first and second materials being selectively etchable relative to one another; e) anisotropically etching the second material selectively relative to the first material to form a substantially vertically extending sidewall spacer over the first material vertical sidewall and to outwardly expose the first material adjacent the sidewall spacer, the spacer having an inner surface and an outer surface; f) etching the first material selectively relative to the second material to outwardly expose at least a portion of the sType: GrantFiled: March 23, 1995Date of Patent: June 3, 1997Assignee: Micron Technology, Inc.Inventor: Martin C. Roberts
-
Patent number: 5622887Abstract: A semiconductor device comprising a MIS structure comprising a first electrically conductive film formed on an oxide film, a second electrically conductive film formed on at least a part of said first electrically conductive film, an insulator film formed on said second electrically conductive film, and a third electrically conductive film formed on said insulator film; and at least one electrode contact portion formed on said first electrically conductive film. A semiconductor device comprising a MIS capacitor having a diffusion layer inside the semiconductor substrate as a lower electrode with a first electrically conductive type being isolated using another diffusion layer having the opposite conductive type, and said another diffusion layer having the opposite conductive type being further isolated using a diffusion layer for isolation having the first conductive type and which is earthed.Type: GrantFiled: October 17, 1994Date of Patent: April 22, 1997Assignee: Sony CorporationInventors: Hiroyuki Miwa, Mamoru Shinohara, Takayuki Gomi, Tomotaka Fujisawa
-
Patent number: 5618749Abstract: A semiconductor integrated circuit including a MOSFET having a polycide gate structure, a resistor and a capacitor is monolithically manufactured. Polycrystalline silicon film, a dielectric film, and another polycrystalline silicon film are consecutively deposited. After processes of patterning and etching the dielectric film, the remaining dielectric films are used as an etching protection mask for the resistor and a capacitor. A refractory metal silicide for a polycide gate is uniformly deposited over the remaining another polycrystalline silicon films and dielectric films. The refractory metal silicide and polycrystalline silicon are consecutively etched through a patterned resist mask and the remaining dielectric films to simultaneously form the polycide gate, resistor and capacitor. Thus, a capacitor having small change in capacitance versus applied voltage is manufactured in a MOS IC device having a polycide gate.Type: GrantFiled: March 31, 1995Date of Patent: April 8, 1997Assignee: Yamaha CorporationInventors: Toshiyuki Takahashi, Shigeru Suga, Touhachi Makino
-
Patent number: 5270112Abstract: The subject invention relates to a hybrid reinforcement material comprising a refractory metal core having a first coating comprising aluminum, oxygen and nitrogen, this coating of the general formula:Al.sub.x O.sub.y N.sub.zwhereinx is up to about 670 atomic % of the coatingy is from about 20 atomic % to about 55 atomic % ofthe coating; andz is from about 5 atomic % to about 45 atomic % of the coating, with the proviso that x+y+z=100, and having a second SiC coating.The subject invention further relates to a high strength, high temperature performance composite containing the hybrid reinforcement specified above.Type: GrantFiled: December 20, 1989Date of Patent: December 14, 1993Assignee: Standard Oil CompanyInventors: D. Lukco, M. A. Tenhover