Altering Resistivity Of Conductor Patents (Class 438/385)
-
Patent number: 8148193Abstract: A semiconductor device such as a phase change memory device includes a semiconductor substrate including an active region, a conductive pattern disposed to expose the active region, an interlayer dielectric pattern provided on the conductive pattern and including an opening formed on the exposed active region and a contact hole spaced apart from the opening to expose the conductive pattern, a semiconductor pattern and a heater electrode pattern electrically connected to the exposed active region and provided in the opening, a contact plug connected to the exposed conductive pattern and provided to fill the contact hole, and a phase change material layer provided on the heater electrode pattern.Type: GrantFiled: September 20, 2011Date of Patent: April 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh
-
Patent number: 8148230Abstract: A method of making a semiconductor device includes providing an insulating layer containing a plurality of openings, forming a first conductivity type semiconductor layer in the plurality of openings, forming a second conductivity type semiconductor layer over the first conductivity type semiconductor layer in the plurality of openings, and selectively etching the second conductivity type semiconductor layer using an upper surface of the first conductivity type semiconductor layer as a stop to form a recess in the plurality of openings.Type: GrantFiled: January 25, 2010Date of Patent: April 3, 2012Assignee: SanDisk 3D LLCInventors: Vance Dunton, Raghuveer S. Makala, Michael Chan
-
Patent number: 8143674Abstract: A semiconductor device having a resistor and a method of fabricating the same are provided. The semiconductor device includes a semiconductor substrate having a first circuit region and a second circuit region. A lower interlayer insulating layer is provided over the semiconductor substrate. A first hole passing through the lower interlayer insulating layer in the first circuit region and a second hole passing through the lower interlayer insulating layer in the second circuit region are provided. A first semiconductor pattern and a second semiconductor pattern are sequentially stacked in the first hole. A first resistor having the same crystalline structure as the second semiconductor pattern is provided in the second hole.Type: GrantFiled: December 20, 2010Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Won Ha, Sang-Yoon Kim
-
Patent number: 8138056Abstract: A memory cell structure and method for forming the same. The method includes forming a pore within a dielectric layer. The pore is formed over the center of an electrically conducting bottom electrode. The method includes depositing a thermally insulating layer along at least one sidewall of the pore. The thermally insulating layer isolates heat from phase change current to the volume of the pore. In one embodiment phase change material is deposited within the pore and the volume of the thermally insulating layer. In another embodiment a pore electrode is formed within the pore and the volume of the thermally insulating layer, with the phase change material being deposited above the pore electrode. The method also includes forming an electrically conducting top electrode above the phase change material.Type: GrantFiled: July 3, 2009Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Eric A. Joseph, Chung H. Lam, Bipin Rajendran, Alejandro G. Schrott, Yu Zhu
-
Publication number: 20120049291Abstract: In sophisticated semiconductor devices, resistors may be provided together with high-k metal gate electrode structures by using a polycrystalline silicon material without requiring a deterioration of the crystalline nature and thus conductivity of a conductive metal-containing cap material that is used in combination with the high-k dielectric gate material. In this manner, superior uniformity of the resistance values may be obtained, while at the same time reducing the overall process complexity.Type: ApplicationFiled: July 18, 2011Publication date: March 1, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Thilo Scheiper, Steven Langdon
-
Patent number: 8106376Abstract: A memory device including a programmable resistive memory material is described along with methods for manufacturing the memory device. A memory device disclosed herein includes top and bottom electrodes and a multilayer stack disposed between the top and bottom electrodes. The multilayer stack includes a memory element comprising programmable resistive memory material and has a sidewall surface. An air gap is adjacent to the sidewall surface and self-aligned to the memory element.Type: GrantFiled: October 23, 2007Date of Patent: January 31, 2012Assignee: Macronix International Co., Ltd.Inventors: Erh Kun Lai, Kuang Yeu Hsieh, ChiaHua Ho
-
Patent number: 8084842Abstract: Memory devices and methods for manufacturing are described herein. A memory device as described herein includes a first electrode layer, a second electrode layer, and a thermal isolation structure including a layer of thermal isolation material between the first and second electrode layers. The first and second electrode layers and the thermal isolation structure define a multi-layer stack having a sidewall. A sidewall conductor layer including a sidewall conductor material is on the sidewall of the multi-layer stack. The sidewall conductor material has an electrical conductivity greater than that of the thermal isolation material. A memory element including memory material is on the second electrode layer.Type: GrantFiled: March 25, 2008Date of Patent: December 27, 2011Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Patent number: 8080439Abstract: A method of making a phase change random access memory (PCM) device comprises forming a PCM stack that includes a heater layer, phase change material layer, and a top electrode layer. A top protection layer is formed overlying the PCM stack. The top protection layer and a first portion of the PCM stack are then patterned, wherein the first portion of the PCM stack excludes the heater layer. A sidewall protection feature is formed along a sidewall of the patterned top protection layer and first portion of the PCM stack. The heater layer is etched using (i) the sidewall protection feature and (ii) the patterned top protection layer and first portion of the PCM stack collectively as a mask to form a self-aligned heater layer bottom electrode of the PCRAM stack, thereby completing a memory bit of the PCRAM device.Type: GrantFiled: February 28, 2008Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Arturo M. Martinez, Jr., Rajesh A. Rao
-
Patent number: 8080461Abstract: A method of making a thin film resistor includes: forming a doped region in a semiconductor substrate; forming a dielectric layer over the substrate; forming a thin film resistor over the dielectric layer; forming a contact hole in the dielectric layer before annealing the thin film resistor, wherein the contact hole exposes a portion of the doped region; and performing rapid thermal annealing on the thin film resistor after forming the contact hole.Type: GrantFiled: January 15, 2010Date of Patent: December 20, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Der-Chyang Yeh, Hsun-Chung Kuang, Ming Chyi Liu, Chung-Yi Yu, Chih-Ping Chao, Alexander Kalnitsky
-
Publication number: 20110260290Abstract: In a first aspect, a memory cell is provided, the memory cell including: (a) a first conducting layer formed above a substrate; (b) a second conducting layer formed above the first conducting layer; (c) a structure formed between the first and second conducting layers, wherein the structure includes a sidewall that defines an opening extending between the first and second conducting layers, and wherein the structure is comprised of a material that facilitates selective, directional growth of carbon nano-tubes; and (d) a carbon-based switching layer that includes carbon nano-tubes formed on the sidewall of the structure. Numerous other aspects are provided.Type: ApplicationFiled: April 23, 2010Publication date: October 27, 2011Inventors: Pankaj Kalra, Raghuveer S. Makala
-
Patent number: 8030734Abstract: A phase change memory cell may be formed with a pair of chalcogenide phase change layers that are separated by a breakdown layer. The breakdown layer may be broken down prior to use of the memory so that a conductive breakdown point is defined within the breakdown layer. In some cases, the breakdown point may be well isolated from the surrounding atmosphere, reducing heat losses and decreasing current consumption. In addition, in some cases, the breakdown point may be well isolated from overlying and underlying electrodes, reducing issues related to contamination. The breakdown point may be placed between a pair of chalcogenide layers with the electrodes outbound of the two chalcogenide layers.Type: GrantFiled: December 30, 2008Date of Patent: October 4, 2011Assignee: STMicroelectronics S.r.l.Inventors: Charles H. Dennison, George A. Gordon, John Peters
-
Patent number: 7981760Abstract: A method for manufacturing a nonvolatile storage element that minimizes shape shift between an upper electrode and a lower electrode, and which includes: depositing, in sequence, a connecting electrode layer which is conductive, a lower electrode layer and a variable resistance layer which are made of a non-noble metal nitride and are conductive, an upper electrode layer made of noble metal, and a mask layer; forming the mask layer into a predetermined shape; forming the upper electrode layer, the variable resistance layer, and the lower electrode layer into the predetermined shape by etching using the mask layer as a mask; and removing, simultaneously, the mask and a region of the connecting electrode layer that has been exposed by the etching.Type: GrantFiled: May 7, 2009Date of Patent: July 19, 2011Assignee: Panasonic CorporationInventors: Yoshio Kawashima, Takumi Mikawa, Takeshi Takagi, Koji Arita
-
Publication number: 20110169136Abstract: A memristor crossbar array and method of making employ an interstitial insulator. The memristor crossbar array includes a plurality of memristors in an array. The memristors include columns of memristor material disposed between and connecting to a first plurality of wire electrodes and a second plurality of wire electrodes at cross points between the respective wire electrodes. The memristor crossbar array further includes an insulator of a solid material in an interstitial space between the wire electrodes of the first plurality and between the columns of memristor material. The insulator isolates the memristors from one another and has a dielectric constant that is lower than a dielectric constant of the memristor material. The method of making includes forming the plurality of memristors and filling the interstitial space between adjacent memristors with the insulator material.Type: ApplicationFiled: January 14, 2010Publication date: July 14, 2011Inventors: Matthew D. Pickett, Dmitri B. Strukov
-
Publication number: 20110140067Abstract: A resistance switching memory is introduced herein. The resistance switching memory includes a highly-insulating or resistance-switching material formed to cover the sidewall of a patterned metal line, and extended alongside a dielectric layer sidewall to further contact a portion of the top surface of the lower electrode. The other part of the top surface of the lower electrode is covered by an insulating layer between the top electrode and the lower electrode. An oxygen gettering metal layer in the lower electrode occupies a substantial central part of the top surface of the lower electrode and is partially covered by the highly-insulating or resistance-switching material. A switching area is naturally very well confined to the substantial central part of the oxygen gettering metal layer of the lower electrode.Type: ApplicationFiled: December 14, 2009Publication date: June 16, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Frederick T. Chen, Ming-Jinn Tsai, Wei-Su Chen, Heng-Yuan Lee
-
Publication number: 20110097825Abstract: A method for reducing recrystallization time for a phase change material of a memory cell element in conjunction with the manufacture of a memory cell device can be carried out as follows. A phase change material, a buffer layer material and a cladding layer material are selected. The buffer layer material is deposited on the substrate, the phase change material is deposited on the buffer layer, and the cladding layer material is deposited on the phase change material to form a memory cell element. The thickness of the phase change material is preferably less than 30 nm and more preferably less than 10 nm. The recrystallization time of the phase change material of the memory cell element is determined. If the recrystallization time is not less than a length of time X, these steps are repeated while changing at least one of the selected materials and material thicknesses.Type: ApplicationFiled: April 7, 2010Publication date: April 28, 2011Applicants: Macronix International Co., Ltd., International Business Machines CorporationInventors: Huai-Yu Cheng, Simone Raoux
-
Patent number: 7923342Abstract: A nonvolatile memory element and associated production methods and memory element arrangements are presented. The nonvolatile memory element has a changeover material and a first and second electrically conductive electrode present at the changeover material. To reduce a forming voltage, a first electrode has a field amplifier structure for amplifying a field strength of an electric field generated by a second electrode in a changeover material. The field amplifier structure is a projection of the electrodes which projects into the changeover material. The memory element arrangement has multiple nonvolatile memory elements which are arranged in matrix form and can be addressed via bit lines arranged in column form and word lines arranged in row form.Type: GrantFiled: February 29, 2008Date of Patent: April 12, 2011Assignee: Infineon Technologies AGInventors: Laurent Breuil, Franz Schuler, Georg Tempel
-
Publication number: 20110049465Abstract: A semiconductor integrated circuit device including: multiple wiring layers stacked on a semiconductor substrate with interlayer insulating films interposed therebetween; wiring hook-up portions extended from the corresponding wirings in the respective wiring layers; and contact conductors so buried in interlayer insulating films as to pass through the hook-up portions for vertically leading wirings of the respective wiring layers, wherein the hook-up portions have different sizes from each other between at least two layers in the wiring layers.Type: ApplicationFiled: March 19, 2010Publication date: March 3, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Hiroyuki NAGASHIMA
-
Patent number: 7897415Abstract: Provided are a ferroelectric recording medium and a method of manufacturing the same. The ferroelectric recording medium includes a substrate, a plurality of supporting layers which are formed on the substrate, each of the supporting layers having at least two lateral surfaces; and data recording layers formed on the lateral surfaces of the supporting layers. First and second data recording layers may be respectively disposed on two facing lateral surfaces of each of the supporting layers. The supporting layers may be polygonal pillars having at least three lateral surfaces. A plurality of the supporting layers can be disposed at uniform intervals in a two-dimensional array.Type: GrantFiled: December 14, 2009Date of Patent: March 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Simon Buehlmann, Seung-bum Hong
-
Patent number: 7892936Abstract: Embodiments of the present invention provide a method that includes depositing a first electrode film on one or more wordline structures, depositing a phase change material (PCM) film on the first electrode film, depositing a second electrode film on the PCM film, depositing a third electrode film on the second electrode film, depositing an access device film on the third electrode film, and depositing a fourth electrode film on the access device film to form a stack of films, wherein the stack of films comprises the first electrode film, the PCM film, the second electrode film, the third electrode film, the access device film, and the fourth electrode film. Other embodiments may be described and/or claimed.Type: GrantFiled: May 5, 2009Date of Patent: February 22, 2011Assignee: Marvell International Ltd.Inventors: Albert Wu, Runzi Chang
-
Patent number: 7883983Abstract: A method of manufacturing a semiconductor device, includes: forming a gate insulating film on a semiconductor substrate; forming a first metal film on the gate insulating film; forming a second metal film on the first metal film; and patterning a stacked film of the first and second metal films such that the stacked film is left in a gate electrode formation region and a resistive element formation region. The method further includes: removing the second metal film in the resistive element formation region with protecting a contact hole formation region. The method further includes: forming an interlayer insulating film so as to cover the stacked film; and removing the interlayer insulating film formed in the contact hole formation region to form a contact hole leading to the second metal film.Type: GrantFiled: May 18, 2009Date of Patent: February 8, 2011Assignee: Renesas Electronics CorporationInventor: Takashi Hase
-
Publication number: 20110014771Abstract: A method of making a semiconductor device includes providing an insulating layer containing a plurality of openings, forming a first conductivity type semiconductor layer in the plurality of openings, forming a second conductivity type semiconductor layer over the first conductivity type semiconductor layer in the plurality of openings, and selectively etching the second conductivity type semiconductor layer using an upper surface of the first conductivity type semiconductor layer as a stop to form a recess in the plurality of openings.Type: ApplicationFiled: January 25, 2010Publication date: January 20, 2011Inventors: Vance Dunton, Raghuveer S. Makala, Michael Chan
-
Patent number: 7871890Abstract: A semiconductor device having a resistor and a method of fabricating the same are provided. The semiconductor device includes a semiconductor substrate having a first circuit region and a second circuit region. A lower interlayer insulating layer is provided over the semiconductor substrate. A first hole passing through the lower interlayer insulating layer in the first circuit region and a second hole passing through the lower interlayer insulating layer in the second circuit region are provided. A first semiconductor pattern and a second semiconductor pattern are sequentially stacked in the first hole. A first resistor having the same crystalline structure as the second semiconductor pattern is provided in the second hole.Type: GrantFiled: October 9, 2008Date of Patent: January 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Won Ha, Sang-Yoon Kim
-
Patent number: 7846807Abstract: Ion Implantation is used to form the memristor material and electrode structure with memristance. First, numerous electron-rich element atoms are implanted into a layer made of transition metal or non-metal. Then, a treating process (such as annealing) is proceeded to expel some electron-rich element atoms away the layer. After that, some electron-rich element vacancy rich regions are formed inside the layer, and then a memristor material is formed. Significantly, the usage of ion implantation can precisely control and flexibly adjust the distribution of the implanted atoms, and then both the amount and distribution of these depleted regions can be effectively adjusted. Hence, the quality of the memristor material is improved.Type: GrantFiled: June 17, 2009Date of Patent: December 7, 2010Assignee: Hermes-Epitek Corp.Inventors: Daniel Tang, Hong Xiao
-
Patent number: 7842580Abstract: A design structure is embodied in a machine readable medium for designing, manufacturing, or testing a design. The design structure includes a high resistivity substrate and a buried inductor formed directly in the high resistivity substrate and devoid of an insulating layer therebetween.Type: GrantFiled: May 19, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Max G. Levy, Steven H. Voldman
-
Patent number: 7843037Abstract: A phase change memory device includes a semiconductor substrate active region, a plurality of first conductivity type silicon pillars, and a plurality of second conductivity type silicon patterns. The plurality of first conductivity type silicon pillars is formed on the semiconductor active region such that each first conductivity type silicon pillar is provided for two adjoining cells. The plurality of second conductivity type silicon patterns is formed on the plurality of first conductivity type silicon pillars such that two second conductivity type silicon patterns are formed on opposite sidewalls of each first conductivity type silicon pillars. Two adjoining cells together share only one first conductivity type silicon pillar and each adjoining cell is connected to only one second conductivity type silicon pattern which constitutes a PN diode which serves as a single switching element for each corresponding cell.Type: GrantFiled: December 30, 2008Date of Patent: November 30, 2010Assignee: Hynix Semiconductor Inc.Inventor: Kyung Do Kim
-
Patent number: 7824954Abstract: Phase change memory devices can have bottom patterns on a substrate. Line-shaped or L-shaped bottom electrodes can be formed in contact with respective bottom patterns on a substrate and to have top surfaces defined by dimensions in x and y axes directions on the substrate. The dimension along the x-axis of the top surface of the bottom electrodes has less width than a resolution limit of a photolithography process used to fabricate the phase change memory device. Phase change patterns can be formed in contact with the top surface of the bottom electrodes to have a greater width than each of the dimensions in the x and y axes directions of the top surface of the bottom electrodes and top electrodes can be formed on the phase change patterns, wherein the line shape or the L shape represents a sectional line shape or a sectional L shape of the bottom electrodes in the x-axis direction.Type: GrantFiled: July 9, 2008Date of Patent: November 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeong-Geun An, Dong-Ho Ahn, Young-Soo Lim, Yong-Ho Ha, Jun-Young Jang, Dong-Won Lim, Gyeo-Re Lee, Joon-Sang Park, Han-Bong Ko, Young-Lim Park
-
Publication number: 20100258909Abstract: A resistor (14) and a resistive link (1,15) are provided in an integrated circuit structure, and a dielectric layer (30-2) is formed over the resistive link. The resistor and the resistive link are connected in parallel. The resistance of the resistor is trimmed by forming a cut entirely through the resistive link, by advancing a laser beam (3) through a trim region (4,4-1) of the resistive link in a direction at an angle in the range of approximately 0 to 60 degrees relative to a longitudinal axis of the resistive link so as to melt resistive link material. The advancing laser beam tends to sweep the melted material in the direction of beam movement. Re-solidified link debris accumulates sufficiently far apart and sufficiently far from a stub (15A) of the resistive link to prevent significant leakage current in the resistive link.Type: ApplicationFiled: April 14, 2009Publication date: October 14, 2010Inventors: Eric L. Hoyt, Eric W. Beach
-
Publication number: 20100248442Abstract: Provided are methods of forming a phase change memory device. A semiconductor device having a lower electrode and an interlayer insulating layer may be prepared. The lower electrode may be surrounded by the interlayer insulating layer. Source gases, a reaction gas and a purge gas may be injected into a process chamber of a semiconductor fabrication device to form a phase change material layer on a semiconductor substrate. The source gases may be simultaneously injected into the process chamber. The phase change material layer may be in contact with the lower electrode through the interlayer insulating layer. The phase change material layer may be etched to form a phase change memory cell in the interlayer insulating layer. An upper electrode may be formed on the phase change memory cell.Type: ApplicationFiled: March 25, 2010Publication date: September 30, 2010Inventors: Jin-Il Lee, Urazaev Vladimir, Jin-Ha Jeong, Seung-Back Shin, Sung-Lae Cho, Hyeong-Geun An, Dong-Hyun Im, Young-Lim Park, Jung-Hyeon Kim
-
Patent number: 7803687Abstract: A method for forming a thin film resistor includes providing a substrate having a transistor region and a thin film resistor region defined thereon, sequentially forming a dielectric layer, a metal layer and a first hard mask layer on the substrate, patterning the first hard mask layer to form at least a thin film resistor pattern in the thin film resistor region, sequentially forming a polysilicon layer and a second hard mask layer on the substrate, patterning the second hard mask layer to form at least a gate pattern in the transistor region, and performing an etching process to form a gate and a thin film resistor respectively in the transistor region and the thin film resistor region.Type: GrantFiled: October 17, 2008Date of Patent: September 28, 2010Assignee: United Microelectronics Corp.Inventors: Kai-Ling Chiu, Chih-Yu Tseng, Victor-Chiang Liang, You-Ren Liu, Chih-Chen Hsueh
-
Publication number: 20100240189Abstract: Methods of fabricating semiconductor devices are provided including forming a dielectric interlayer on a substrate, the dielectric interlayer defining an opening therein. A metal pattern is formed in the opening. An oxidization process is performed on the metal pattern to form a conductive metal oxide pattern, and the conductive metal oxide pattern is planarized. Related semiconductor devices are also provided.Type: ApplicationFiled: March 17, 2010Publication date: September 23, 2010Inventors: Junho Jeong, Sukhun Choi, Jangeun Lee, Kyunghyun Kim, Sechung Oh, Kyungtae Nam
-
Patent number: 7795104Abstract: A method for forming device structures having a variation in electrical conductivity includes forming a device structure and a radiation absorbing layer overlying the device structure. The radiation absorbing layer has a spatial variation and radiation absorbing characteristics, such that upon irradiating the device structure, the radiation absorbing layer attenuates the intensity of the radiation so that a variation in dopant activation takes place within the device structure. Accordingly, device structures are formed having a variation in electrical resistance independent of the physical size of the device structures.Type: GrantFiled: February 13, 2008Date of Patent: September 14, 2010Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Elgin Kiok Boone Quek, Lee Wee Teo, Shyue Seng Tan
-
Publication number: 20100221879Abstract: A phase-changeable memory device includes a substrate having a contact region on an upper surface thereof. An insulating interlayer on the substrate has an opening therein, and a lower electrode is formed in the opening. The lower electrode has a nitrided surface portion and is in electrical contact with the contact region of the substrate. A phase-changeable material layer pattern is on the lower electrode, and an upper electrode is on the phase-changeable material layer pattern. The insulating interlayer may have a nitrided surface portion and the phase-changeable material layer may be at least partially on the nitrided surface portion of the insulating interlayer. Methods of forming phase-changeable memory devices are also disclosed.Type: ApplicationFiled: May 11, 2010Publication date: September 2, 2010Inventors: Bong-Jin Kuh, Yong-Ho Ha, Ji-Hye Yi
-
Patent number: 7785979Abstract: The fabrication of integrated circuits comprising resistors having the same structure but different sheet resistances is disclosed herein. In one embodiment, a method of fabricating an integrated circuit comprises: concurrently forming a first resistor laterally spaced from a second resistor above or within a semiconductor substrate, the first and second resistors comprising a doped semiconductive material; depositing a dopant receiving material across the first and second resistors and the semiconductor substrate; removing the dopant receiving material from upon the first resistor while retaining the dopant receiving material upon the second resistor; and annealing the first and second resistors to cause a first sheet resistance of the first resistor to be different from a second sheet resistance of the second resistor.Type: GrantFiled: July 15, 2008Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Kangguo Cheng, Terence B. Hook
-
Publication number: 20100193760Abstract: In a current rectifying element (10), a barrier height ?A of a center region (14) of a barrier layer (11) in a thickness direction thereof sandwiched between a first electrode layer (12) and a second electrode layer (13) is formed to be larger than a barrier height ?B of a region in the vicinity of an interface (17) between the barrier layer (11) and the first electrode layer (12) and an interface (17) between the barrier layer (11) and the second electrode layer (13). The barrier layer (11) has, for example, a triple-layer structure of barrier layers (11a), (11b) and (11c). The barrier layers (11a), (11b) and (11c) are, for example, formed by SiN layers of SiNx2, SiNx1, and SiNx1 (X1<X2). Therefore, the barrier layer (11) has a barrier height in which the shape changes in a stepwise manner and the height of the center region 14 is large.Type: ApplicationFiled: July 11, 2008Publication date: August 5, 2010Inventors: Takeshi Takagi, Takumi Mikawa, Koji Arita, Mitsuteru Iijima, Takashi Okada
-
Publication number: 20100190313Abstract: A method for manufacturing a nonvolatile storage element that minimizes shape shift between an upper electrode and a lower electrode, and which includes: depositing, in sequence, a connecting electrode layer which is conductive, a lower electrode layer and a variable resistance layer which are made of a non-noble metal nitride and are conductive, an upper electrode layer made of noble metal, and a mask layer; forming the mask layer, into a predetermined shape; forming the upper electrode layer, the variable resistance layer, and the lower electrode layer into the predetermined shape by etching using the mask layer as a mask; and removing, simultaneously, the mask and a region of the connecting electrode layer that has been exposed by the etching.Type: ApplicationFiled: May 7, 2009Publication date: July 29, 2010Inventors: Yoshio Kawashima, Takumi Mikawa, Takeshi Takagi, Koji Arita
-
Publication number: 20100155687Abstract: A method for manufacturing a resistive switching memory device comprises providing a substrate comprising an electrical contact, providing on the substrate a dielectric layer comprising a trench exposing the electrical contact, and providing in the trench at least the bottom electrode and the resistive switching element of the resistive memory device. The method may furthermore comprise providing a top electrode at least on or in the trench, in contact with the resistive switching element. The present invention also provides corresponding resistive switching memory devices.Type: ApplicationFiled: December 4, 2009Publication date: June 24, 2010Applicant: IMECInventors: Judit Gloria Lisoni Reyes, Ludovic Goux, Dirk Wouters
-
Patent number: 7738280Abstract: An object of the present invention is to provide a resistive nonvolatile memory element having an electric current path which can be realized by a simple and convenient process, and capable of allowing for micro-fabrication. The resistive nonvolatile memory element of the present invention includes first electrode 203, oxide semiconductor layer 204a which is formed on the first electrode 203 and the resistance of which is altered depending on the applied voltage, metal nanoparticles 204b having a diameter of between 2 nm and 10 nm arranged on the oxide semiconductor layer 204a, tunnel barrier layer 204c formed on the oxide semiconductor layer 204a and on the metal nanoparticles 204b, and second electrode 206 formed on the tunnel barrier layer 204c, in which the metal nanoparticles 204b are in contact with the oxide semiconductor layer 204a.Type: GrantFiled: September 2, 2009Date of Patent: June 15, 2010Assignee: Panasonic CorporationInventors: Shigeo Yoshii, Ichiro Yamashita
-
Patent number: 7723200Abstract: An electrically tunable resistor and related methods are disclosed. In one embodiment, the resistor includes a first resistive layer, at least one second resistive layer, and an intermediate interdiffused layer of the first resistive layer and the at least one second resistive layer. One method may include providing a first plurality of layers of different materials surrounded by at least one insulating layer, and passing a current pulse through the first plurality of layers to affect a conductivity structure of the first plurality of layers in order to obtain a first predetermined resistance value for the resistor.Type: GrantFiled: March 27, 2007Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: Icko E. Iben, Alvin W. Strong
-
Publication number: 20100124810Abstract: A nonvolatile memory device and its fabrication method of the present invention may ensure a margin of the threshold drive voltage during a design process of the device by forming a resistance layer determining phase of ReRAM along an upper edge of a lower electrode, and improve operating characteristics of the deviceType: ApplicationFiled: January 20, 2010Publication date: May 20, 2010Applicant: HYNIX SEMICONDUCTORInventor: Tae Hoon Kim
-
Patent number: 7713830Abstract: A method of forming a poly pattern for minimizing a change in a storage value in the R-string pattern of the LCD panel drive IC (LDI) that includes depositing a poly silicon layer used as a resistor in a R-string structure over a semiconductor substrate; and then forming a poly silicon layer pattern having interconnected H-shaped cross-sections; and then forming a silicide-anti blocking area (SAB) layer over the poly silicon layer pattern and then patterning the SAB layer to thereby form SAB layer patterns over portions of the poly silicon layer pattern while exposing other portions of the poly silicon layer pattern; and then forming a silicide layer over the exposed portions of the poly silicon layer pattern. Therefore, although the size of the SAB pattern is reduced due to problems caused in processing steps, the poly line that occupies most of the resistance does not change so that a change in the resistance is entirely reduced.Type: GrantFiled: September 19, 2008Date of Patent: May 11, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Byung-Ho Kim
-
Patent number: 7704848Abstract: A method for designing a semiconductor device includes: based on information on layout of a resistive element and information on layout of wiring disposed on a layer above the resistive element when seen in section, determining whether or not the resistive element and the wiring overlap each other when seen from above; and if it is determined that there is an overlap between the resistive element and the wiring when seen from above, changing at least one of the layout of the resistive element and the layout of the wiring so as to eliminate the overlap.Type: GrantFiled: August 23, 2007Date of Patent: April 27, 2010Assignee: Seiko Epson CorporationInventor: Takayuki Ueshima
-
Patent number: 7659176Abstract: Tunable TCR resistors incorporated into integrated circuits and a method fabricating the tunable TCR resistors. The tunable TCR resistors including two or more resistors of two or more different materials having opposite polarity and different magnitude TCRs, the same polarity and different magnitude TCRs or having opposite polarity and about the same TCRs.Type: GrantFiled: January 26, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Ebenezer E. Eshun, Richard J. Rassel, Robert M. Rassel
-
Patent number: 7651892Abstract: The present invention provides an electrical programmable metal resistor and a method of fabricating the same in which electromigration stress is used to create voids in the structure that increase the electrical resistance of the resistor. Specifically, a semiconductor structure is provided that includes an interconnect structure comprising at least one dielectric layer, wherein said at least one dielectric layer comprises at least two conductive regions and an overlying interconnect region embedded therein, said at least two conductive regions are in contact with said overlying interconnect region by at least two contacts and at least said interconnect region is separated from said at least one dielectric layer by a diffusion barrier, wherein voids are present in at least the interconnect region which increase the electrical resistance of the interconnect region.Type: GrantFiled: September 27, 2006Date of Patent: January 26, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Lawrence A. Clevenger, James J. Demarest, Louis C. Hsu, Carl Radens
-
Patent number: 7648884Abstract: A resistive device (44) and a transistor (42) are formed. Each uses a portion of a metal layer (18) that is formed at the same time and thus additional process steps are avoided to remove the metal from the resistive device. The metal used in the resistive device is selectively treated to increase the resistance in the resistive device. A polycrystalline semiconductor material layer (34) overlies the metal layer in the resistive device. The combination of these layers provides the resistive device. In one form the metal is treated after formation of the polycrystalline semiconductor material layer. In one form the metal treatment involves an implant of a species, such as oxygen, to increase the resistivity of the metal. Various transistor structures are formed using the untreated portion of the metal layer as a control electrode.Type: GrantFiled: February 28, 2007Date of Patent: January 19, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Byoung W. Min, James K. Schaeffer, David C. Sing
-
Patent number: 7642170Abstract: A method for constructing a phase change memory device includes forming a first dielectric layer on a substrate; forming a first conductive component in the first dielectric layer; forming a second dielectric layer over the first conductive component in the first dielectric layer; forming a conductive crown in the second dielectric layer, the conductive crown being in contact and alignment with the conductive component; depositing a third dielectric layer in the conductive crown; and forming a trench filled with chalcogenic materials having an amorphous phase and a crystalline phase programmable by controlling a temperature thereof to represent logic states, wherein the trench extends across the conductive crown, such that the trench is free from a rounded end portion caused by lithography during fabrication of the phase change memory device.Type: GrantFiled: September 28, 2007Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzyh-Cheang Lee, Chun-Sheng Liang, Fu-Liang Yang
-
Patent number: 7638361Abstract: A transistor in which a physical property of its channel is changed according to an applied voltage, and methods of manufacturing and operating the same are provided. The transistor may include a first conductive layer on a substrate, a phase change layer and a second conductive layer which are sequentially stacked on the first conductive layer, a first current direction limiting unit and a second current direction limiting unit formed on the second conductive layer by being separated within a space, a third conductive layer and a fourth conductive layer formed on the first current direction limiting unit and the second current direction limiting unit, respectively, a word line connected to the third conductive layer, a bit line connected to the fourth conductive layer, and a voltage lowering unit connected to the word line.Type: GrantFiled: July 10, 2008Date of Patent: December 29, 2009Assignee: Samsung Electronics Co, Ltd.Inventors: Choong-Rae Cho, In-Kyeong Yoo, Myoung-Jae Lee
-
Patent number: 7615459Abstract: A manufacturing method for a variable resistive element according to which a stable switching operation can be achieved with excellent reproducibility is provided. A conductive thin film is deposited on a semiconductor substrate and patterned to a predetermined form, and after that, a first interlayer insulating film is deposited. An opening is then created in a predetermined location on the first interlayer insulating film in such a manner that the upper surface of the conductive thin film is exposed and the thickness of the conductive thin film formed at the bottom of this opening is reduced through processing, and after that, an oxidation process is carried out on the periphery of the exposed conductive thin film. As a result, a variable resistor film is formed in the peripheral region of the opening, and this variable resistor film divides the conductive thin film into a first electrode and a second electrode.Type: GrantFiled: August 12, 2008Date of Patent: November 10, 2009Assignee: Sharp Kabushiki KaishaInventors: Yushi Inoue, Tetsuya Ohnishi, Kazuya Ishihara, Takahiro Shibiuya, Yasunari Hosoi, Shinobu Yamazaki, Takashi Nakano
-
Patent number: 7592216Abstract: A method of manufacturing a semiconductor device includes forming a first trench in a capacitor device region of a semiconductor substrate, forming a capacitor insulation film over a sidewall surface of the first trench, forming a semiconductor film to cover the first trench, a resistor device region of the semiconductor substrate and a logic device region of the semiconductor substrate, introducing a first impurity element into the semiconductor film formed over the first trench, patterning the semiconductor film to form a top electrode in the capacitor device region, a resistor in the resistor device region and a gate electrode in the logic device region, annealing the semiconductor substrate, and introducing a second impurity element in the resistor.Type: GrantFiled: May 27, 2008Date of Patent: September 22, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Jun Lin, Hiroyuki Ogawa, Hideyuki Kojima
-
Patent number: 7569459Abstract: A nonvolatile programmable resistance memory cell comprising a high-mobility ion conductor and a method for fabricating the same are provides. The memory cell comprises of a first and second electrode and a reversible and persistent programmable resistance structure connecting the first and second electrode. The resistance is modifiable by altering the ionic distribution of a high-mobility oxygen ion conductor region. As an alternate embodiment, the memory cell further includes a transition-metal oxide region.Type: GrantFiled: June 30, 2006Date of Patent: August 4, 2009Assignee: International Business Machines CorporationInventors: Siegfried F Karg, Gerhard Ingmar Meijer
-
Patent number: 7525832Abstract: First electrode layer includes a plurality of first electrode lines (W1, W2) extending parallel to each other. State-variable layer lying on the first electrode layer includes a plurality of state-variable portions (60-11, 60-12, 60-21, 60-22) which exhibits a diode characteristic and a variable-resistance characteristic. Second electrode layer lying on the state-variable layer includes a plurality of second electrode lines (B1, B2) extending parallel to each other. The plurality of first electrode lines and the plurality of second electrode lines are crossing each other when seen in a layer-stacking direction with the state-variable layer interposed therebetween. State-variable portion (60-11) is provided at an intersection of the first electrode line (W1) and the second electrode line (B1) between the first electrode line and the second electrode line.Type: GrantFiled: April 21, 2006Date of Patent: April 28, 2009Assignee: Panasonic CorporationInventors: Shunsaku Muraoka, Koichi Osano, Satoru Mitani, Hiroshi Seki