Single Dopant Forming Plural Diverse Regions (e.g., Forming Regions Of Different Concentrations Or Of Different Depths, Etc.) Patents (Class 438/549)
-
Patent number: 7846823Abstract: A masking paste used as a mask for controlling diffusion when diffusing a p-type dopant and an n-type dopant into a semiconductor substrate and forming a high-concentration p-doped region and a high concentration n-doped region is provided that contains at least a solvent, a thickening agent, and SiO2 precursor and/or a TiO2 precursor. Further, a manufacturing method of a solar cell is provided in which the masking paste is pattern-formed on the semiconductor substrate and then the p-type dopant and the n-type dopant are diffused.Type: GrantFiled: August 8, 2006Date of Patent: December 7, 2010Assignee: Sharp Kabushiki KaishaInventor: Yasushi Funakoshi
-
Patent number: 7829377Abstract: Masked and controlled ion implants, coupled with annealing or etching are used in CVD formed single crystal diamond to create structures for both optical applications, nanoelectromechanical device formation, and medical device formation. Ion implantation is employed to deliver one or more atomic species into and beneath the diamond growth surface in order to form an implanted layer with a peak concentration of atoms at a predetermined depth beneath the diamond growth surface. The composition is heated in a non-oxidizing environment under suitable conditions to cause separation of the diamond proximate the implanted layer. Further ion implants may be used in released structures to straighten or curve them as desired. Boron doping may also be utilized to create conductive diamond structures.Type: GrantFiled: January 11, 2006Date of Patent: November 9, 2010Assignee: Apollo Diamond, IncInventors: Robert C. Linares, Patrick J. Doering, Bryant Linares, Alfred R. Genis, William W. Dromeshauser, Michael Murray, Alicia E. Novak, John M. Abrahams
-
Patent number: 7807514Abstract: A method of forming a charge-coupled device including the steps of forming well or substrate of a first conductivity type; a buried channel of a second conductivity type; a plurality of first gate electrodes; partially coating the first gate electrodes with a mask substantially aligned to an edge of the first gate electrodes; implanting ions of the first conductivity type of sufficient energy to penetrate the first gates and into the buried channel; and a plurality of second gate electrodes covering regions each over the buried channel between the first gate electrodes.Type: GrantFiled: April 26, 2006Date of Patent: October 5, 2010Assignee: Eastman Kodak CompanyInventors: Christopher Parks, John P. McCarten, Joseph R. Summa
-
Patent number: 7790564Abstract: Methods for fabricating a device structure in a semiconductor-on-insulator substrate. The method includes forming a first isolation region in the substrate device layer that extends from a top surface of the device layer to a first depth and forming a second isolation region in the semiconductor layer that extends from the top surface of the semiconductor layer to a second depth greater than the first depth. The method further includes forming a doped region of the device structure in the semiconductor layer that is located vertically between the first isolation region and the insulating layer.Type: GrantFiled: April 24, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Kiran V. Chatty, Robert J. Gauthier, Jr., Jed H. Rankin, Robert R. Robison, William R. Tonti
-
Patent number: 7790517Abstract: A method of manufacturing a semiconductor device forms an N? diffusion layer to be a source/drain region of a grooved transistor simultaneously with an N? diffusion layer of a channel region directly under a gate electrode of an antifuse element. The formation of the N? diffusion layer directly under the gate electrode of the antifuse element stabilizes electrical connection between the gate electrode and the source/drain diffusion region even during writing with a low write voltage.Type: GrantFiled: September 12, 2007Date of Patent: September 7, 2010Assignee: Elpida Memory, Inc.Inventors: Kazutaka Manabe, Eiji Kitamura
-
Patent number: 7790589Abstract: A method of fabricating high-voltage semiconductor devices, the semiconductor devices and a mask for implanting dopants in a semiconductor are described.Type: GrantFiled: April 30, 2007Date of Patent: September 7, 2010Assignee: NXP B.V.Inventors: Paulus J. T. Eggenkamp, Priscilla W. M. Boos, Maarten Jacobus Swanenberg, Rob Van Dalen, Anco Heringa, Adrianus Willem Ludikhuize
-
Publication number: 20100167512Abstract: Methods of doping nanostructures, such as nanowires, are disclosed. The methods provide a variety of approaches for improving existing methods of doping nanostructures. The embodiments include the use of a sacrificial layer to promote uniform dopant distribution within a nanostructure during post-nanostructure synthesis doping. In another embodiment, a high temperature environment is used to anneal nanostructure damage when high energy ion implantation is used. In another embodiment rapid thermal annealing is used to drive dopants from a dopant layer on a nanostructure into the nanostructure. In another embodiment a method for doping nanowires on a plastic substrate is provided that includes depositing a dielectric stack on a plastic substrate to protect the plastic substrate from damage during the doping process.Type: ApplicationFiled: March 9, 2010Publication date: July 1, 2010Applicant: NANOSYS, INC.Inventors: Yaoling Pan, Jian Chen, Francisco Leon, Shahriar Mostarshed, Linda T. Romano, Vijendra Sahi, David P. Stumbo
-
Patent number: 7737012Abstract: An amorphous layer 101 is formed in a region from a surface of a silicon substrate 100 to a first depth A. At this time, defects 103 are generated near an amorphous-crystal interface 102. By heat treatment, the crystal structure of the amorphous layer 101 is restored in a region from the first depth A to a second depth B that is shallower than the first depth A. The resultant amorphous layer 101 extends from the surface of the silicon substrate 100 to the second depth B. The defects 103 remain at the first depth A. By ion implantation, a pn junction 104 is formed at a third depth C that is shallower than the second depth B.Type: GrantFiled: March 29, 2005Date of Patent: June 15, 2010Assignee: Panasonic CorporationInventor: Satoshi Shibata
-
Patent number: 7674712Abstract: A method of patterning a substrate by mechanically locating a first masking film over the substrate; removing one or more first opening portions in first locations in the first masking film to form one or more first masking portions in the first masking film. First materials are deposited over the substrate in the first locations to form first patterned areas before mechanically locating a second masking film over the substrate and first masking portions. One or more second opening portions are removed from second locations, different from the first locations, in both the second masking film and the first masking portions to form one or more second masking portions. Second materials are deposited over the substrate in the second locations to form second patterned areas.Type: GrantFiled: October 22, 2007Date of Patent: March 9, 2010Inventor: Ronald S. Cok
-
Patent number: 7659202Abstract: A method performed on a wafer having multiple chips each including a doped semiconductor and substrate involves etching an annulus trench, metalizing an inner and an outer perimeter side wall of the annulus trench, etching a via trench into the wafer, making a length of the via trench electrically conductive, thinning a surface of the substrate.Type: GrantFiled: March 30, 2007Date of Patent: February 9, 2010Inventor: John Trezza
-
Patent number: 7659173Abstract: A poly-silicon layer is deposited on a surface of a substrate after forming a gate insulating film in an element hole of a field insulating film 12, and thereon a silicon oxide layer is formed by a thermal oxidation process. After patterning the silicon oxide layer in accordance with a gate electrode pattern, the poly-silicon layer is patterned by dry-etching using a remaining resist layer as a mask. After removing the resist layer, a gate electrode layer 16a is formed by decreasing a width of the poly-silicon layer by isotropic etching using the silicon oxide layer 18A as a mask. N+-type source and drain regions 22 and 24 and n?-type source and drain regions 26 and 28 are formed by doping impurity ions via the gate insulating film 14 through the silicon oxide layer 18A. The silicon oxide layer 18A may be made of a layer of tungsten silicide.Type: GrantFiled: March 26, 2007Date of Patent: February 9, 2010Assignee: Yamaha CorporationInventor: Syuusei Takami
-
Publication number: 20100025827Abstract: A PIN diode has an n? drift layer, a p anode layer, an n buffer layer, an n+ layer, a front surface electrode and a back surface electrode. The n+ layer has an impurity concentration having a stepwise profile substantially fixed for a predetermined depth measured from a second major surface. The n buffer layer has an impurity concentration gently decreasing as seen at the n+ layer toward n? drift layer. The n? drift layer has an impurity concentration reflecting that of the semiconductor substrate and thus substantially fixed depthwise. The p anode layer has an impurity concentration relatively steeply decreasing as seen at a first major surface toward the n? drift layer. Thus there can be provided a semiconductor device that can provide characteristics, as desired, with high precision to accommodate the product applied, and a method of fabricating the semiconductor device.Type: ApplicationFiled: December 8, 2008Publication date: February 4, 2010Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Hidenori FUJII
-
Patent number: 7648896Abstract: In deposited silicon, n-type dopants such as phosphorus and arsenic tend to seek the surface of the silicon, rising as the layer is deposited. When a second undoped or p-doped silicon layer is deposited on n-doped silicon with no n-type dopant provided, a first thickness of this second silicon layer nonetheless tends to include unwanted n-type dopant which has diffused up from lower levels. This surface-seeking behavior diminishes when germanium is alloyed with the silicon. In some devices, it may not be advantageous for the second layer to have significant germanium content. In the present invention, a first heavily n-doped semiconductor layer (preferably at least 10 at % germanium) is deposited, followed by a silicon-germanium capping layer with little or no n-type dopant, followed by a layer with little or no n-type dopant and less than 10 at % germanium. The germanium in the first layer and the capping layer minimizes diffusion of n-type dopant into the germanium-poor layer above.Type: GrantFiled: July 28, 2008Date of Patent: January 19, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7605407Abstract: A semiconductor device includes a semiconductor substrate, a gate stack on the semiconductor substrate, and a stressor adjacent the gate stack and having at least a portion in the semiconductor substrate, wherein the stressor comprises an element for adjusting a lattice constant of the stressor. The stressor includes a lower portion and a higher portion on the lower portion, wherein the element in the lower portion has a first atomic percentage, and the element in the higher portion has a second atomic percentage substantially greater than the first atomic percentage.Type: GrantFiled: September 6, 2006Date of Patent: October 20, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Yin-Ping Wang
-
Patent number: 7598139Abstract: A device is described comprising a substrate of a first conductivity type having a first dopant concentration, a first well formed in the substrate, a second well of the first conductivity type formed in the substrate and being deeper than the first well, the second well having a higher dopant concentration than the first dopant concentration, and a nonvolatile memory cell formed on the second well. A device is described comprising four wells of various conductivity types with a nonvolatile memory cell formed on the second well. A device is described comprising a plurality of wells for isolating transistors of a plurality of voltage ranges, wherein each one of the plurality of wells contains at least one transistor of a particular voltage range, and wherein transistors of only one of the plurality of voltage ranges are within each of the plurality of wells.Type: GrantFiled: September 4, 2007Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Weon-Ho Park, Sang-Soo Kim, Hyun-Khe Yoo, Sung-Chul Park, Byoung-Ho Kim, Ju-Ri Kim, Seung-Beom Yoon, Jeong-Uk Han
-
Patent number: 7598143Abstract: A method for producing an integrated circuit including a semiconductor and in one embodiment a trench transistor structure, is disclosed. A first diffusion method is carried out. A second diffusion method is carried out, by which dopant atoms of a second conduction type are introduced via a first side into a mesa region and into a component region, which form a source zone in the mesa region, the diffusion methods being coordinated with one another in such a way that the dopant atoms of a second conduction type indiffuse further than the dopant atoms of a first conduction type from the first diffusion method, in the vertical direction in the component region and indiffuse not as far as the dopant atoms of the first conduction type in the vertical direction in the mesa region.Type: GrantFiled: September 26, 2007Date of Patent: October 6, 2009Assignee: Infineon Technologies Austria AGInventors: Markus Zundel, Joachim Krumrey
-
Patent number: 7592228Abstract: In a trench-gated MOSFET including an epitaxial layer over a substrate of like conductivity and trenches containing thick bottom oxide, sidewall gate oxide, and conductive gates, body regions of the complementary conductivity are shallower than the gates, and clamp regions are deeper and more heavily doped than the body regions but shallower than the trenches. Zener junctions clamp a drain-source voltage lower than the FPI breakdown of body junctions near the trenches, but the zener junctions, being shallower than the trenches, avoid undue degradation of the maximum drain-source voltage. The epitaxial layer may have a dopant concentration that increases step-wise or continuously with depth. Chained implants of the body and clamp regions permits accurate control of dopant concentrations and of junction depth and position. Alternative fabrication processes permit implantation of the body and clamp regions before gate bus formation or through the gate bus after gate bus formation.Type: GrantFiled: June 13, 2006Date of Patent: September 22, 2009Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 7592241Abstract: The semiconductor device comprises a well 58 formed in a semiconductor substrate 10 and having a channel region; a gate electrode 34n formed over the channel region with an insulating film 32 interposed therebetween; source/drain regions 60 formed in the well 58 on both sides of the gate electrode 34n, sandwiching the channel region; and a pocket region 40 formed between the source/drain region and the channel region. The well 58 has a first peak of an impurity concentration at a depth deeper than the pocket region 40 and shallower than the bottom of the source/drain regions 60, and a second peak of the impurity concentration at a depth near the bottom of the source/drain regions 60.Type: GrantFiled: December 22, 2004Date of Patent: September 22, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Yoshihiro Takao
-
Patent number: 7579264Abstract: A method for manufacturing a semiconductor device includes the steps of forming a first insulating film over a semiconductor substrate, forming a laminated body on the first insulating film that includes a polysilicon film and a metal film that is separated from the insulating film by means of the polysilicon film, and forming a first wiring layer and a first electrode simultaneously by patterning the laminated body.Type: GrantFiled: December 27, 2005Date of Patent: August 25, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Isao Kimura
-
Patent number: 7531435Abstract: In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.Type: GrantFiled: March 6, 2007Date of Patent: May 12, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Youichi Momiyama
-
Patent number: 7495347Abstract: A method that includes providing a semiconductor substrate having a mask on a surface thereof. The mask includes a first region having no masking elements and a second region having a plurality of masking elements. Each of the plurality of masking elements has a dimension that is equal to a first length, the first length less than twice a diffusion length of a dopant. The method further includes bombarding the semiconductor substrate and masking element with ions of the dopant. The ions form a first impurity concentration in the first region and a second impurity concentration in the second region.Type: GrantFiled: June 30, 2005Date of Patent: February 24, 2009Assignee: Xerox CorporationInventors: Alan D. Raisanen, Shelby F. Nelson
-
Patent number: 7473608Abstract: The present invention relates to a semiconductor device comprising at least one n-channel field effect transistor (n-FET). Specifically, the n-FET comprises first and second patterned stressor layers that both contain a carbon-substituted and tensilely stressed single crystal semiconductor. The first patterned stressor layer has a first carbon concentration and is located in source and drain (S/D) extension regions of the n-FET at a first depth. The second patterned stressor layer has a second, higher carbon concentration and is located in S/D regions of the n-FET at a second, deeper depth. Such an n-FET with the first and second patterned stressor layers of different carbon concentration and different depths provide improved stress profile for enhancing electron mobility in the channel region of the n-FET.Type: GrantFiled: August 17, 2007Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Jinghong H. Li, Yaocheng Liu, Zhijiong Luo, Anita Madan, Nivo Rovedo
-
Patent number: 7456086Abstract: A process for producing an insulation structure with openings of a low aspect ratio is disclosed. In one embodiment, a dopant is introduced into the insulation structure with a concentration which on average increases or decreases in the vertical direction from a pre-processed semiconductor surface, the openings are formed in a dry-etching step and the aspect ratio of the openings is reduced by increasing the basic surface area of the openings using a subsequent wet-chemical etching step.Type: GrantFiled: March 31, 2006Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventor: Stefan Tegen
-
Patent number: 7435669Abstract: A method of fabricating a transistor in a semiconductor device. A gate oxide layer and a gate are formed on a semiconductor substrate. An oxide layer and a silicon nitride layer are stacked on the substrate. The stacked oxide and silicon nitride layers are etched back to expose a surface of the substrate. The silicon nitride layer is removed to form a gate sidewall spacer. Impurity ions are implanted into the substrate through the exposed surface of the substrate.Type: GrantFiled: December 30, 2004Date of Patent: October 14, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Dae Kyeun Kim
-
Patent number: 7312137Abstract: A transistor and a structure thereof, wherein a very shallow region having a high dopant concentration of germanium is implanted into a channel region of a transistor at a low energy level, forming an amorphous germanium implantation region in a top surface of the workpiece, and forming a crystalline germanium implantation region beneath the amorphous germanium implantation region. The workpiece is annealed using a low-temperature anneal to convert the amorphous germanium region to a crystalline state while preventing a substantial amount of diffusion of germanium further into the workpiece, also removing damage to the workpiece caused by the implantation process. The resulting structure includes a crystalline germanium implantation region at the top surface of a channel, comprising a depth below the top surface of the workpiece of about 120 ? or less. The transistor has increased mobility and a reduced effective oxide thickness (EOT).Type: GrantFiled: June 5, 2006Date of Patent: December 25, 2007Assignee: Infineon Technologies AGInventor: Hong-Jyh Li
-
Patent number: 7297579Abstract: The objectives of the present invention are achieving TFTs having a small off current and TFT structures optimal for the driving conditions of a pixel portion and driver circuits, and providing a technique of making the differently structured TFTs without increasing the number of manufacturing steps and the production costs. A semiconductor device has a semiconductor layer, a gate insulating film on the semiconductor layer, and a gate electrode on the gate insulating film. The semiconductor layer contains a channel forming region, a region containing a first concentration impurity element, a region containing a second concentration impurity element, and a region containing a third concentration impurity element. The gate electrode is formed by laminating an electrode (A) and an electrode (B).Type: GrantFiled: September 11, 2006Date of Patent: November 20, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ritsuko Nagao, Masahiko Hayakawa
-
Patent number: 7285833Abstract: A semiconductor product and a method for fabricating the semiconductor product provide a pair of gate electrodes formed with respect to a pair of doped wells within a semiconductor substrate. One of the gate electrodes is formed of a first gate electrode material having a first concentration of an electrically active dopant therein. A second of the gate electrodes is formed of the first gate electrode material having less than the first concentration of the electrically active dopant therein, and formed at least partially as an alloy with a second gate electrode material. The semiconductor product may be formed with enhanced efficiency.Type: GrantFiled: January 25, 2005Date of Patent: October 23, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yen Ping Wang, Chih Hao Wang
-
Patent number: 7282417Abstract: An ion doping method to form source and drain is disclosed. First form a gate structure and a gate spacer on a semiconductor substrate, and then use dielectric layer having trenches therein to define heavily ion-doped positions and use a Y-shaped polysilicon layer formed in the trenches. Perform an ion implantation, by using the polysilicon layer, gate spacer and dielectric layer as a barrier layer, to naturally form ion doped regions of source/drain, so as to make components, which are minimized in the increased packing density, still have a gate structure keeping an enough channel length.Type: GrantFiled: September 27, 2006Date of Patent: October 16, 2007Assignee: Grace Semiconductor Manufacturing CorporationInventor: Nan-Hsiung Tsai
-
Patent number: 7208397Abstract: By providing an asymmetric design of a halo region and extension regions of a field effect transistor, the transistor performance may significantly be enhanced for a given basic transistor architecture. In particular, a large overlap area may be created at the source side with a steep concentration gradient of the PN junction due to the provision of the halo region, whereas the drain overlap may be significantly reduced or may even completely be avoided, wherein a moderately reduced concentration gradient may further enhance the transistor performance.Type: GrantFiled: May 5, 2005Date of Patent: April 24, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Thomas Feudel, Manfred Horstmann, Markus Lenski
-
Patent number: 7199031Abstract: A semiconductor system having a pn transition and a method for manufacturing a semiconductor system are disclosed. The semiconductor system is designed in the form of a chip having an edge region, the semiconductor system includes a first layer of a first conductivity type and a second layer of a second conductivity type, which is of opposite polarity to the first conductivity type. The first layer has an edge region and a center region, the pn transition being provided between the first layer and the second layer. The second layer is more weakly doped in its edge region than in its center region, and the boundary surface of the pn transition at the edge region is non-parallel to the main chip plane.Type: GrantFiled: November 19, 2002Date of Patent: April 3, 2007Assignee: Robert Bosch GmbHInventors: Maria Del Rocio Martin Lopez, Richard Spitz, Alfred Goerlach, Barbara Will
-
Patent number: 7198992Abstract: The present invention is characterized in that a semiconductor film containing a rare gas element is formed on a crystalline semiconductor film obtained by using a catalytic element via a barrier layer, and the catalytic element is moved from the crystalline semiconductor film to the semiconductor film containing a rare gas element by a heat treatment. Furthermore, a first impurity region and a second impurity region formed in a semiconductor layer of a first n-channel TFT are provided outside a gate electrode. A third impurity region formed in a semiconductor layer of a second n-channel TFT is provided so as to be partially overlapped with a gate electrode. A third impurity region is provided outside a gate electrode. A fourth impurity region formed in a semiconductor layer of a p-channel TFT is provided so as to be partially overlapped with a gate electrode. A fifth impurity region is provided outside a gate electrode.Type: GrantFiled: June 14, 2004Date of Patent: April 3, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takashi Hamada, Satoshi Murakami, Shunpei Yamazaki, Osamu Nakamura, Masayuki Kajiwara, Junichi Koezuka, Toru Takayama
-
Patent number: 7144797Abstract: A semiconductor device includes a graded junction termination extension. A method for fabricating the device includes providing a semiconductor layer having a pn junction, providing a mask layer adjacent to the semiconductor layer, etching the mask layer to form at least two laterally adjacent steps associated with different mask thicknesses and substantially planar step surfaces, and implanting a dopant species through the mask layer into a portion of the semiconductor layer adjacent to the termination of the pn junction. The semiconductor layer is annealed to activate at least a portion of the implanted dopant species to form the graded junction termination extension.Type: GrantFiled: September 24, 2004Date of Patent: December 5, 2006Assignee: Rensselaer Polytechnic InstituteInventors: Tat-Sing Paul Chow, Peter Losee, Santhosh Balachandran
-
Patent number: 7141840Abstract: A semiconductor device having a high degree of reliability is provided. A second object of the invention is to provide a semiconductor device of high yield. The semiconductor includes a silicon substrate, a gate dielectric film formed on one main surface of the silicon substrate, a gate electrode formed by being stacked on the gate dielectric film and a diffusion layer containing arsenic and phosphorus. Both of the concentration of the highest concentration portion of arsenic and the concentration of the highest concentration portion of phosphorus are each at 1026 atoms/m3 or more and 1027 atoms/m3 or less, and the depth of the highest concentration portion of phosphorus from the surface of the silicon substrate is less than the depth of the highest concentration portion of arsenic.Type: GrantFiled: February 5, 2003Date of Patent: November 28, 2006Assignee: Renesas Technology Corp.Inventors: Tomio Iwasaki, Norio Ishitsuka, Hideo Miura
-
Patent number: 7026230Abstract: The present invention is a method for fabricating a memory device. In one embodiment, an impurity concentration is created in a semiconductor substrate of a memory device. An annealing process is then performed. A second impurity concentration is created in a second region of the semiconductor substrate and a second annealing process is performed.Type: GrantFiled: September 11, 2003Date of Patent: April 11, 2006Assignee: Advanced Micro Devices, Inc.Inventor: Dong-Hyuk Ju
-
Patent number: 7015562Abstract: A high-voltage diode has a dopant concentration of an anode region and a cathode region optimized in terms of basic functions static blocking and conductivity. Dopant concentrations range from 1×1017 to 3×1018 dopant atoms per cm3 for the anode emitter, especially on its surface 1019 dopant atoms per cm3 or more for the cathode emitter and approximately 1016 dopant atoms per cm3 for the blocking function of an anode-side zone.Type: GrantFiled: March 18, 2003Date of Patent: March 21, 2006Assignee: Infineon Technologies AGInventors: Anton Mauder, Alfred Porst
-
Method of manufacturing a semiconductor device having a high breakdown voltage and low on-resistance
Patent number: 7008865Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type, in which an extended drain region of a second conductivity type and a source region of the second conductivity type are formed with an interval therebetween, wherein the extended drain region includes a plurality of buried layers, each formed by burying an impurity layer of the first conductivity type, the plurality of buried layers extending substantially parallel to a substrate surface and with an interval therebetween in a depth direction. A concentration of an impurity of the second conductivity type in the extended drain region at a depth of about 6 ?m from the substrate surface is about 1×1015/cm3 or more and is about 30% or more of that at a depth of about 2 ?m from the substrate surface.Type: GrantFiled: February 24, 2004Date of Patent: March 7, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Toshihiko Uno -
Patent number: 6979646Abstract: A method for reducing the topography from CMP of metal layers during the semiconductor manufacturing process is described. Small amounts of solute are introduced into the conductive metal layer before polishing, resulting in a material with electrical conductivity and electromigration properties that are very similar or superior to that of the pure metal, while having hardness that is more closely matched to that of the surrounding oxide dielectric layers. This may allow for better control of the CMP process, with less dishing and oxide erosion a result. A secondary benefit of this invention may be the elimination of superficial damage and embedded particles in the conductive layers caused by the abrasive particles in the slurries.Type: GrantFiled: December 29, 2000Date of Patent: December 27, 2005Assignee: Intel CorporationInventor: Andrew Yeoh
-
Patent number: 6933188Abstract: A process for integrating the fabrication of double diffused drain (DDD) MOSFET devices with the fabrication sub-micron CMOS devices, has been developed. The process features formation of an insulator hard mask shape on an underlying polysilicon gate structure shape in the DDD MOSFET region, while only a polysilicon gate structure shape is formed in the CMOS device region. High energy ion implantation procedures are employed to form the deep source/drain regions of the DDD MOSFET devices with the insulator hard mask shape preventing the high energy implantation procedure from disturbing the underlying channel region. An anneal procedure used activate and drive—in the implanted ions in the deep source/drain region of the DDD MOSFET device is followed by formation of the shallower source/drain regions of the sub-micron CMOS devices.Type: GrantFiled: June 1, 2004Date of Patent: August 23, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Purakh Raj Verma, Sanford Chu, Hwee Ngoh Chua
-
Patent number: 6927153Abstract: A method that includes providing a semiconductor substrate having a mask on a surface thereof. The mask includes a first region having no masking elements and a second region having a plurality of masking elements. Each of the plurality of masking elements has a dimension that is equal to a first length, the first length less than twice a diffusion length of a dopant. The method further includes bombarding the semiconductor substrate and masking element with ions of the dopant. The ions form a first impurity concentration in the first region and a second impurity concentration in the second region.Type: GrantFiled: February 25, 2003Date of Patent: August 9, 2005Assignee: Xerox CorporationInventors: Alan D. Raisanen, Shelby F. Nelson
-
Patent number: 6888211Abstract: A high-voltage diode has a dopant concentration of an anode region and a cathode region optimized in terms of basic functions static blocking and conductivity. Dopant concentrations range from 1×1017 to 3×1018 dopant atoms per cm3 for the anode emitter, especially on its surface 1019 dopant atoms per cm3 or more for the cathode emitter and approximately 1016 dopant atoms per cm3 for the blocking function of an anode-side zone.Type: GrantFiled: December 30, 2002Date of Patent: May 3, 2005Assignee: Infineon Technologies AGInventors: Anton Mauder, Alfred Porst
-
Patent number: 6858520Abstract: A MOS semiconductor device is manufactured by providing a gate electrode on a semiconductor substrate through a silicon oxide film and disposing a resist mask pattern in contact with the silicon oxide film. The resist mask pattern has a fully opened region and a partially opened region disposed between the fully opened region and the gate electrode. The partially opened region has alternating masked portions and portions exposing the silicon oxide film which partly block and partly permit, respectively, the introduction of impurities therethrough. Impurities are selectively introduced into an impurity introduction region of the semiconductor substrate through the fully opened region and the partially opened region of the resist mask pattern to form areas having high and low impurity densities in the impurity introduction region.Type: GrantFiled: December 15, 1995Date of Patent: February 22, 2005Assignee: Seiko Instruments Inc.Inventor: Masanori Miyagi
-
Patent number: 6852610Abstract: A semiconductor device includes a gate electrode formed on a semiconductor region via a gate insulative film and an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode. A dislocation loop defect layer is formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.Type: GrantFiled: August 19, 2003Date of Patent: February 8, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Taiji Noda
-
Patent number: 6825104Abstract: The present invention describes a method of manufacturing a semiconductor device, comprising a semiconductor substrate in the shape of a slice, the method comprising the steps of: step 1) selectively applying a pattern of a solids-based dopant source to a first major surface of said semiconducting substrate; step 2) diffusing the dopant atoms from said solids-based dopant source into said substrate by a controlled heat treatment step in a gaseous environment surrounding said semi-conducting substrate, the dopant from said solids-based dopant source diffusing directly into said substrate to form a first diffusion region and, at the same time, diffusing said dopant from said solids-based dopant source indirectly via said gaseous environment into said substrate to form a second diffusion region in at least some areas of said substrate to form a second diffusion region in at least some areas of said substrate not covered by said pattern; and step 3) forming a metal contact pattern substantially in alignment withType: GrantFiled: January 27, 2003Date of Patent: November 30, 2004Assignee: Interuniversitair Micro-Elektronica Centrum (IMEC)Inventors: Jörg Horzel, Jozef Szlufcik, Mia Honoré, Johan Nijs
-
Patent number: 6803298Abstract: A high voltage electrical device (20), having a substrate layer (22), base layer (24) and top layer (26), provides high voltage properties in excess of 1000V. Slicing a wafer (28) from an ingot (30) created in by monocrystalline growth forms the substrate layer (22), and this high quality crystal is used as the high resistivity layer in the device (20). The base layer (24) is a highly doped, low resistivity, epitaxial layer deposited on the lower surface (32) of the substrate layer (22) at a fast rate greater than approximately 2 microns/minute. The top layer (26) is a diffusion layer diffused into an upper surface (34) of the substrate layer (22). To control stress in the wafer (28), the epitaxial base is doped with germanium.Type: GrantFiled: June 4, 2003Date of Patent: October 12, 2004Assignee: FabTech, Inc.Inventors: Roman J. Hamerski, Gary W. Gladish
-
Patent number: 6800514Abstract: A MOS transistor with a drain extension includes an isolation block on the upper surface of a semiconductor substrate. The isolation block has a first sidewall next to the gate of the transistor, and a second sidewall that is substantially parallel to the first sidewall. The isolation block further includes a drain extension zone in the substrate under the isolation block, and a drain region in contact with the drain extension zone. The drain region is in the substrate but is not covered by the isolation block.Type: GrantFiled: June 27, 2002Date of Patent: October 5, 2004Assignee: STMicroelectronics SAInventors: Thierry Schwartzmann, Hervé Jaouen
-
Patent number: 6780685Abstract: A semiconductor device has a semiconductor substrate of a first conductivity; and a first electrode formation region and a second electrode formation region formed adjacent to an inner surface of the semiconductor substrate. The first electrode formation regions and the second electrode formation regions are isolated from each other via an element isolation region. An upper first-type impurity layer and a lower first-type impurity layer are formed in one of the first electrode formation region and the second electrode formation region, the lower first-type impurity layer has a different first-type impurity concentration from the upper first-type impurity layer and is formed under the upper first-type impurity layer. A second-type impurity layer and a first-type impurity layer are formed in the other electrode formation region and the first-type impurity layer is formed under a part of the second-type impurity layer having second-type impurities.Type: GrantFiled: August 12, 2003Date of Patent: August 24, 2004Assignee: Sharp Kabushiki KaishaInventor: Narakazu Shimomura
-
Patent number: 6756272Abstract: Memory cells 10, according to the present invention, are comprised of a semiconductor substrate 2, and device isolating/insulating films 3 on the semiconductor substrate 2. A source region 4 and drain regions 5 are formed on the surface of the semiconductor substrate 2 within the device fabricating region, which is enclosed with the device isolating/insulating films 3. Floating gate electrodes 24 are formed above the semiconductor substrate 2. Each channel/gate insulating film 14a is formed between each channel region 23 and its corresponding floating gate electrode 24. Wherein, each channel region 23 is located between the source region 4 and one of the drain regions 5. Each tunnel oxide film 15, which is thinner than each channel/gate insulating film 14a, is formed between part of each drain region 5 and its corresponding floating gate electrode 24. Wherein the part is located far away from the depletion layer, which exists between each drain region 5 and its adjacent channel region 23.Type: GrantFiled: April 6, 2000Date of Patent: June 29, 2004Assignee: NEC CorporationInventor: Kenichiro Nakagawa
-
Patent number: 6756290Abstract: A method for making a semiconductor device having a pattern of highly doped regions located some distance apart in a semiconductor substrate and regions of low doping located between the highly doped regions. A diffusion barrier material is applied to the semiconductor substrate at the location of the regions of low doping by imprinting with the barrier material in the pattern of the regions of low doping. The doping material is applied after or before imprinting with barrier material so that the highly doped regions are formed essentially between the barrier material in the substrate.Type: GrantFiled: June 28, 2002Date of Patent: June 29, 2004Assignee: Stichting Energieonderzoek Centrum NederlandInventor: Jan Hendrik Bultman
-
Patent number: 6730584Abstract: The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures. The invention also includes a method of forming a transistor gate comprising: a) forming gate dielectric layer; b) forming a polysilicon gate layer against the gate dielectric layer; and c) doping the polysilicon gate layer with a conductivity-enhancing dopant, the dopant being provided in a concentration gradient within the polysilicon layer, the concentration gradient increasing in a direction toward the gate dielectric layer. The invention also includes a wordline comprising: a) a polysilicon line; a substantially fluorine impervious barrier layer over the polysilicon line; and a b) layer of metal-silicide over the substantially fluorine impervious barrier layer.Type: GrantFiled: June 15, 1999Date of Patent: May 4, 2004Assignee: Micron Technology, Inc.Inventors: Klaus Florian Schuegraf, Carl Powell, Randhir P. S. Thakur
-
Patent number: 6716712Abstract: During the production of integrated semiconductor structures, it is often necessary to differently dope immediately adjacent regions. A method is provided for producing two adjacent regions of a predetermined area in an integrated semiconductor, whereby a first region of the two adjacent regions includes a doping with a lower target concentration than a second region. The predetermined area of a semiconductor blank is doped with a dopant until a concentration of the dopant is obtained that is at least as high as the target concentration of the second region. A protective layer is applied to the second region, and the dopant is out-diffused from the first region until a concentration of dopant is obtained that corresponds to the target concentration of the first region.Type: GrantFiled: January 22, 2002Date of Patent: April 6, 2004Assignee: Infineon Technologies AGInventor: Josef Böck