In-circuit Emulator (i.e., Ice) Patents (Class 703/28)
-
Publication number: 20130035925Abstract: A method for emulating a circuit design includes receiving, at an emulation interface, signal values associated with probed signals from a verification module of a custom prototype board which can be described by at least one board description file and can comprise at least one field programmable gate array for emulating the circuit design. The method can also include processing, the probed signal values associated with a portion of the circuit design being emulated, the emulation interface being capable of being configured to provide timing and control information to at least the verification module, and can comprise a controller and a memory device, with the controller being capable of being configured to receive the probed signal values. The method can further include storing the processed information and transmitting it to the host workstation.Type: ApplicationFiled: August 29, 2012Publication date: February 7, 2013Inventors: Yingtsai Chang, Sweyyan Shei, Hung Chun Chiu, Hwa Mao, Ming Yang Wang, Yuchin Hsu
-
Patent number: 8356223Abstract: A system including a frame capture module, a serializer, and a deserializer. The frame capture module is configured to receive, from a device under test, data corresponding to test results, and package the data into first data frames. The serializer is configured serialize the first data frames to form serial messages that include serialized data. The serializer includes i) a first serial link configured to output the serial messages according to a first clock domain, and ii) a second serial link configured to output the serial messages according to a second clock domain. The deserializer is configured to deserialize the serial messages received on the first serial link and the second serial link to form second data frames.Type: GrantFiled: April 13, 2012Date of Patent: January 15, 2013Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 8352235Abstract: A method for modeling power management in an integrated circuit (IC) includes: specifying a circuit design and a power architecture for the IC, the power architecture including a plurality of power domains for specifying power levels in different portions of the IC; determining an emulation module for the IC by including one or more hardware elements for modeling the power architecture in the emulation module; and using the emulation module to simulate changing power levels in one or more power domains of the IC including a power shutoff in at least one power domain.Type: GrantFiled: December 28, 2007Date of Patent: January 8, 2013Assignee: Cadence Design Systems, Inc.Inventors: Tsair-Chin Lin, Bing Zhu, Platon Beletsky
-
Patent number: 8352242Abstract: A system and method are disclosed for communicating in a programmable core. The programmable core is within a single integrated circuit and is divided into multiple independent sub-cores. The sub-cores are coupled together using a multiplexer based network. In another aspect, the multiplexer-based network includes multiplexers associated with some of the sub-cores for sending data and demultiplexers associated with other sub-cores for receiving data. In yet another aspect, a clock is included in the multiplexer-based network for synchronizing communication between the multiplexers and demultiplexers.Type: GrantFiled: February 21, 2007Date of Patent: January 8, 2013Assignee: Mentor Graphics CorporationInventors: Peer Schmitt, Philippe Diehl, Charles Selvidge
-
Publication number: 20120323553Abstract: Aspects of the subject matter described herein relate to recommending data sources. In aspects, a request to provide recommendations of data enrichments for a database is received at a recommendation engine. The recommendation engine may perform static and dynamic analysis of data associated with the database and may further refine recommendations based on policies. The recommendation engine may then provide the recommendations, if any, of data enrichments to allow a software developer, for example, to indicate whether the data enrichments are to be used.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Applicant: MICROSOFT CORPORATIONInventors: Muhammad Bilal Aslam, Crystal L. Hoyer, Vishal R. Joshi, Timothy Michael McBride, William E. Hiebert
-
Patent number: 8327309Abstract: A system on a chip comprises a plurality of circuit blocks, a programmable processor and a communication circuit. Design information includes connection data including an identification of the direct mutual connection and first and second circuit blocks coupled by the direct mutual connection. An additional register is added to the system on a chip coupled to the direct mutual connection. Verification programs are used includescomprising instructions for the processor to access registers in the second one of the circuit blocks, to use the connection data, or information derived therefrom to select the first one of the circuit blocks, and to issue the standardized call to the interface program of the selected further one of the circuit blocks.Type: GrantFiled: August 8, 2008Date of Patent: December 4, 2012Assignee: Synopsys, Inc.Inventors: Jan Stuyt, Bernard W. De Ruyter, Roelof P. De Jong, Pieter Struik, Joris H. J. Geurts
-
Publication number: 20120271616Abstract: A computing-platform emulator for use on a vehicle is provided. The computing-platform emulator includes a display, a processor communicatively coupled to the display, a data-entry interface communicatively coupled to the processor, and at least one electronic interface to interface a host system in the vehicle to the processor. The host system implements at least one application and at least one protocol for use on the computing-platform emulator. The display, the data-entry interface, and the at least one electronic interface function as a multifunction control display unit.Type: ApplicationFiled: April 19, 2011Publication date: October 25, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Patrick Ludwig, Thomas D. Judd, Karthik Rao, Neeraj K. Gangwar
-
Publication number: 20120265517Abstract: This invention allows code emulation in a memory system by implementing a fixed location and size emulation segment that is only accessible to emulation requests, and may be mapped to any area of the physical memory space by the Extended Memory Controller. All areas of the memory space are visible to the emulation process, whether there is a functional segment mapped to that area or not.Type: ApplicationFiled: July 21, 2011Publication date: October 18, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph R. M. Zbiciak, Jason L. Peck
-
Patent number: 8291369Abstract: A verification support apparatus and method are provided. The verification support apparatus executing a simulation controlling a communication between a first hardware model in communication with a bus model and adapted to the same first specifications as the bus model, and a second hardware model in communication with the bus model and adapted to second specifications differing from those of the bus model, the apparatus includes a reception unit that receives data based on the second specifications from the second hardware model, a conversion unit that, based on the first specifications, converts the data received by the reception unit into data adapted to the first specifications; and a transmission unit that transmits the data converted by the conversion unit, via the bus model, to a hardware model which is a transmission destination.Type: GrantFiled: March 25, 2010Date of Patent: October 16, 2012Assignee: Fujitsu LimitedInventors: Ryosuke Oishi, Atsushi Ike
-
Publication number: 20120232881Abstract: Hardware emulation produces relevant and irrelevant trace data. Verification of a design under test requires knowledge of the relevant trace data. Data lines are provided to capture trace data from the hardware emulator's logic elements during emulation. The data lines connect the outputs of these logic elements to the inputs of a configurable interconnect circuit. The configurable interconnect circuit is capable of being programmed to select from a plurality of these inputs to connect a number of the data lines to a scan chain or trace data storage circuit. The configurable interconnect circuit can then selectively connect those data lines carrying relevant trace data to a trace data processing circuit. The trace data processing circuit may be a scan chain, analysis device or storage device or other suitable trace data processing device.Type: ApplicationFiled: May 24, 2012Publication date: September 13, 2012Inventors: Cyril Quennesson, Pamphile Koumou
-
Publication number: 20120226488Abstract: A method and system is disclosed for monitoring and viewing physical parameters while the emulator is emulating a design. Additionally, the parameters are in real time or substantially real time, such as after a periodic update. In one embodiment, a monitoring portion of the emulator periodically monitors the emulator boards and power supplies for physical information. The physical information is communicated to a workstation for communication to a user. For example, the workstation can display the physical information in a graphical user interface (GUI) that shows which boards are plugged in the system and which slots are empty. In yet another aspect, the user can select a particular board in the system and view communication information, such as data errors, status, link errors, global errors, etc.Type: ApplicationFiled: May 10, 2012Publication date: September 6, 2012Inventors: Eric Durand, Christophe Joubert, Christian Niquet, Virginie Voirin
-
Patent number: 8255203Abstract: A method of debugging an executable computer application comprising instructions of a first computer architecture instruction set and instructions of a second computer architecture instruction set. The method comprises determining whether an instruction being debugged is from the second architecture instruction set; and obtaining debug information from an emulator of the second architecture in a first architecture environment when the instruction being executed is from the second architecture instruction set. The debug information results from emulation of the instruction being debugged.Type: GrantFiled: April 24, 2008Date of Patent: August 28, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jini Susan George, Ranganath Ramachandra, Shivarama Rao Kokrady, Surya Kumari Jangala
-
Patent number: 8244971Abstract: A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.).Type: GrantFiled: October 30, 2007Date of Patent: August 14, 2012Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Publication number: 20120203537Abstract: A method and device for preserving the wired-OR nature of the clock signal connection between two devices without a direct analog connection between the lines and in an infinitely scalable fashion. The method includes detecting a logic state at a first connector and a second connector and driving an appropriate connector of the device to an active state in response to determining that a connector is driving an active state. The device includes first and second connectors for communicating logic states and driving active states in response to detected logic states.Type: ApplicationFiled: February 8, 2011Publication date: August 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Daniel J. Barus
-
Patent number: 8225126Abstract: A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during operation of the system. The method further comprises powering up a second remote device while the host device and first remote device are actively operating according to the state diagram. The second remote device waits for a synchronization point sequence. Upon detecting the synchronization point sequence, the second remote device implements a predetermined feature set and synchronizes itself to the state diagram at a common point as the host device and first remote device.Type: GrantFiled: November 9, 2011Date of Patent: July 17, 2012Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 8214192Abstract: A system and method is disclosed in an emulation environment that dynamically remaps user designs. In one embodiment, a request is received to load an integrated circuit design to be emulated in a desired partition within the emulator. The emulator automatically determines the availability of the partition requested. If the partition is not available, the design is dynamically remapped to a different partition that is available. In another embodiment, clocks associated with the integrated circuit design are also dynamically remapped. In yet another embodiment, the user can control the size of the partitions (e.g., the number of printed circuit boards in a partition).Type: GrantFiled: February 27, 2008Date of Patent: July 3, 2012Assignee: Mentor Graphics CorporationInventors: Eric Durand, Grégoire Brunot, Estelle Reymond, Laurent Buchard
-
Publication number: 20120166173Abstract: An emulation system for determining an arbitrary charging protocol in USB charging ports and for optimally charging portable devices. The emulation system comprises a power switch for powering on the emulation system, a high-speed data switch for transferring data to and from the portable device, a USB receptacle port including data pins (DP and DM), VBUS, and GND. The emulation system further comprises a profile database that stores one or more charging profiles including one or more stimulus-response pairs for each charging profile. The emulation circuit further includes emulation circuitry for detecting stimulus generated by the portable device and for generating responses according to the charging profiles.Type: ApplicationFiled: December 23, 2010Publication date: June 28, 2012Applicant: STANDARD MICROSYSTEMS CORPORATIONInventor: CHRISTOPHER FISCHBACH
-
Patent number: 8209479Abstract: A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.).Type: GrantFiled: October 30, 2007Date of Patent: June 26, 2012Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8204733Abstract: A power testing apparatus for a USB interface includes first and second USB interfaces, and a simulation apparatus. The simulation apparatus includes a first voltage regulator, first and second resistors, and a load resistor. The first USB interface is configured to connect to a circuit board. The second USB interface is configured to connect to a USB device. The first voltage regulator includes input, output, and adjusting terminals. The first resistor is connected between the output terminal and the adjusting terminal. The second resistor is connected between the adjusting terminal and ground. The load resistor is connected to the output terminal and ground. Signal pins of the first USB interface are connected to signal pins of the second USB interface. A voltage pin of the first USB interface is connected to a voltage pin of the second USB interface and the input terminal.Type: GrantFiled: August 14, 2008Date of Patent: June 19, 2012Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventor: Xiang Cao
-
Patent number: 8195446Abstract: A method and system is disclosed for monitoring and viewing physical parameters while the emulator is emulating a design. Additionally, the parameters are in real time or substantially real time, such as after a periodic update. In one embodiment, a monitoring portion of the emulator periodically monitors the emulator boards and power supplies for physical information. The physical information is communicated to a workstation for communication to a user. For example, the workstation can display the physical information in a graphical user interface (GUI) that shows which boards are plugged in the system and which slots are empty. In yet another aspect, the user can select a particular board in the system and view communication information, such as data errors, status, link errors, global errors, etc.Type: GrantFiled: November 17, 2010Date of Patent: June 5, 2012Assignee: Mentor Graphics CorporationInventors: Eric Durand, Christophe Joubert, Christian Niquet, Virginie Voirin
-
Patent number: 8170860Abstract: A method and an emulation device for emulating control and/or regulating functions of a control or regulating unit, in particular of a motor vehicle. For emulation, the functions are swapped out into an external emulation computer, a data circuit is produced before the beginning of the emulation via a software interface of the emulation computer and a software interface of the control/regulating unit. In order to significantly accelerate the development and programming of new control/regulating functions of the control/regulating unit, the software interfaces are configured for the emulation of different control/regulating functions before the beginning of the emulation without changing the software.Type: GrantFiled: February 9, 2002Date of Patent: May 1, 2012Assignee: Robert Bosch GmbHInventors: Horst Wagner, Volker Stuerzl, Guenter Schöneck, Gerda Breitenbach, legal representative
-
Patent number: 8165866Abstract: An emulation system includes a controller, an emulation calculator, an emulation storage unit, and an interface unit. The emulation calculator includes a device under test (DUT) and emulates the DUT. The emulation storage unit stores emulation data of the DUT emulated by the emulation calculator under the control of the controller. The interface unit distributes and transfers the emulation data to a plurality of computers under the control of the controller.Type: GrantFiled: August 13, 2007Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Chi-Ho Cha, Hoon-Sang Jin, Jae-Geun Yun
-
Patent number: 8160863Abstract: A system and method for connecting a running logic circuit simulation to a network running at a higher speed that includes a computer for receiving data packets from the network and storing the received data packets in a first buffer. The computer next transmits the received data packets to an electronic circuit in the logic circuit simulation at a slower speed. The computer also receives data packets from the electronic device under simulation, and stores the data packets received from the electronic device under simulation in a second buffer. The computer then transmits the data packets received from the electronic device under simulation to the network at a higher speed.Type: GrantFiled: November 19, 2001Date of Patent: April 17, 2012Assignee: Ionipas Transfer Company, LLCInventor: Robert M. Zeidman
-
Patent number: 8160864Abstract: A synchronized boot process for an In-Circuit Emulator system. A real microcontroller is operated in lock-step synchronization with a virtual microcontroller to permit In-Circuit Emulation that allows debugging of the real microcontroller without interfering with its real time operation. The synchronized boot is accomplished by running boot code in the real microcontroller while the virtual microcontroller runs dummy code with the same timing as the boot code. Registers and memory contents are then copied from the real microcontroller to the virtual microcontroller to complete initialization and enter a state of readiness for lock-step operation.Type: GrantFiled: November 1, 2001Date of Patent: April 17, 2012Assignee: Cypress Semiconductor CorporationInventors: Craig Nemecek, Steve Roe
-
Patent number: 8145469Abstract: A memory mapping system for compactly mapping dissimilar memory systems and methods for manufacturing and using same. The mapping system maps a source memory system into a destination memory system by partitioning the source memory system and disposing memory contents within the partitioned source memory system into the destination memory system. In one embodiment, the mapping system factorizes a source data width of the source memory system in terms of a destination data width of the destination memory system to form at least one data sub-width. A source memory sub-region is defined for each data sub-width. The memory contents associated with each source memory sub-region are disposed within the destination memory system in a side-by-side manner across selected destination memory registers of the destination memory system. The mapping system thereby can compactly map the memory contents into the destination memory system without a loss of valuable memory space.Type: GrantFiled: April 17, 2009Date of Patent: March 27, 2012Assignee: Quickturn Design Systems, Inc.Inventor: Alexandre Birguer
-
Patent number: 8140314Abstract: Sample-count feedback from bus functional models and a binary convergence algorithm are to generate optimal sampling values for an accelerator, or hardware assisted simulator. The simulator includes a bus functional model and a driver program. A software readable register maintains a count of a number of samples provided the simulator in execution of a transaction on the bus functional model. For each supported bus functional model, a sample count retrieved from the bus functional model and a last sampling value given the hardware assisted simulator is maintained, and a binary convergence algorithm applied to generate sampling values based on the last sampling value given to the hardware assisted simulator and the last actual sampling value used by a given bus functional model for a transaction.Type: GrantFiled: August 14, 2008Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Robert J. Devins, David W. Milton
-
Patent number: 8112267Abstract: A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. The virtual microcontroller and the microcontroller simultaneously and independently run a microcontroller code. The microcontroller includes a first memory and the virtual microcontroller residing in the ICE includes a second memory. A host computer copies a content of the first memory and a content of the second memory in the host computer memory when the execution of the code is halted. The host device compares the content of the first memory and the content of the second memory for consistency. In case of a disparity between the content of the first memory and the content of the second memory, a user traces the execution of the code in a trace buffer residing in the ICE and debugs the faulty code accordingly.Type: GrantFiled: June 10, 2008Date of Patent: February 7, 2012Assignee: Cypress Semiconductor CorporationInventor: Craig Nemecek
-
Patent number: 8108201Abstract: A native device includes a memory storing a personal computing environment; an interface configured for coupling with a host information processing system; a native function system for performing a native function; and a native function emulator for emulating the native function in the host information processing system. According to another embodiment, a host information processing system includes: an interface for coupling with a native device comprising its user's personal computing environment; a processor configured for operating with the native device when the native device is coupled; and logic for emulating functions of the native device when the native device is coupled.Type: GrantFiled: November 17, 2005Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Mandayam Thondanur Ragnunath, Chandrasekhar Narayanaswami
-
Patent number: 8103497Abstract: A device for monitoring events. The device may have a programmable event engine for detecting events and a memory array coupled to the event engine. The array may store data for programming the event engine to monitor for the events. The device may have an external pin coupled to the event engine. The event engine may monitor a signal on the external pin to detect events external to the device. Alternatively, the device may output a signal on an external pin in response to detecting one of the events.Type: GrantFiled: March 28, 2002Date of Patent: January 24, 2012Assignee: Cypress Semiconductor CorporationInventors: Craig Nemecek, Steve Roe
-
Patent number: 8103496Abstract: A breakpoint control mechanism for an In-Circuit Emulation system. Break bits are assigned to each instruction address and stored in a lookup table within a base station containing a virtual microcontroller. As a program counter increments, a determination is made as to whether or not a break is to occur by reading the break bit from the lookup table. When a break is to occur, a breakpoint controller issues a break command over an interface to an actual microcontroller under test, thus freeing the microcontroller under test from having to include a look-up table on board for a breakpoint control or otherwise provide specifically for breakpoint control.Type: GrantFiled: November 1, 2001Date of Patent: January 24, 2012Assignee: Cypress Semicondutor CorporationInventors: Steve Roe, Craig Nemecek
-
Publication number: 20110313753Abstract: Systems and methods for emulating the reception of a multicast message considering simulated host channel characteristics. Methods, according to various embodiments, may comprise executing a plurality of host applications subscribing to a first multicast group address. The methods may also comprise executing a plurality of sockets. The methods may also comprise receiving a data packet indicating the first multicast group address. The data packet may be modified according to a first channel impairment condition to generate a first impaired data packet, which may be directed to a first host application selected from the plurality of host applications via a first socket selected from the plurality of sockets. The first socket may correspond to the first host. The data packet may be modified according to a second channel impairment condition to generate a second impaired data packet directed to a second host application via a second socket.Type: ApplicationFiled: June 17, 2010Publication date: December 22, 2011Applicant: The Aerospace CorporationInventors: Harley S. Green, Joshua D. Train
-
Publication number: 20110307239Abstract: The invention provides for the interaction of an emulator emulating an electronic design having a communication bus communicating with a software application over the emulated communication bus. The interaction is facilitated in such a manner as to provide an appropriate latency for the emulated communication bus. According to various implementations of the invention, a protocol proxy is provided. The protocol proxy is designed to be emulated along with an electronic design and configured to communicate to software executing on a computer connected to the emulator. The protocol proxy includes a protocol module that communicates to the electronic design being emulated in the emulator environment. Furthermore, the protocol proxy includes a software control module that communicates to the software outside the emulator through proxy communication channels. Further still, the protocol proxy includes a data storage component.Type: ApplicationFiled: June 13, 2011Publication date: December 15, 2011Inventors: Luis Lloret Portillo, Georges Antoun Elias Ghattas, Noah Wagdy Shawky Tadros
-
Patent number: 8078898Abstract: A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during operation of the system. The method further comprises powering up a second remote device while the host device and first remote device are actively operating according to the state diagram. The second remote device waits for a synchronization point sequence. Upon detecting the synchronization point sequence, the second remote device implements a predetermined feature set and synchronizes itself to the state diagram at a common point as the host device and first remote device.Type: GrantFiled: June 6, 2008Date of Patent: December 13, 2011Assignee: Texas Instruments IncorporatedInventor: Gary Swoboda
-
Patent number: 8074135Abstract: An integrated circuit includes an embedded processor. An embedded in-circuit emulator is located within the embedded processor. The embedded in-circuit emulator performs a test on the integrated circuit. The embedded in-circuit emulator generates a testing result based on the test on the integrated circuit. Trace logic to generate trace data based on the testing result, the trace data being in a parallel format. A serializer is located on the integrated circuit. The serializer converts the parallel format of the trace data into a serial format. The serializer serially outputs the trace data in the serial format from the integrated circuit.Type: GrantFiled: July 9, 2009Date of Patent: December 6, 2011Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 8074131Abstract: A high integration integrated circuit may comprise a plurality of processing cores, a graphics processing unit, and an uncore area coupled to an interface structure such as a ring structure. A generic debug external connection (GDXC) logic may be provisioned proximate to the end point of the ring structure. The GDXC logic may receive internal signals occurring in the uncore area, within the ring structure and on the interfaces provisioned between the plurality of cores and the ring structure. The GDXC logic may comprise a qualifier to selectively control the entry of the packets comprising information of the internal signals into the queue. The GDXC logic may then transfer the packets stored in the queues to a port provisioned on the surface of the integrated circuit packaging to provide an external interface to the analysis tools.Type: GrantFiled: June 30, 2009Date of Patent: December 6, 2011Assignee: Intel CorporationInventors: Tsvika Kurts, Guillermo Savransky, Jason Ratner, Eilon Hazan, Daniel Skaba, Sharon Elmosnino, Geeyarpuram N. Santhanakrishnan
-
Patent number: 8065512Abstract: One embodiment of the present application includes a microcontroller (30) that has an embedded memory (46), a programmable processor (32), and a test interface (34). The memory (46) is accessible through the test interface (34). In response to resetting this microcontroller (30), a counter is started and the test interface (34) is initially set to a disabled state while an initiation program is executed. The test interface (34) is changed to an enabled state—such that access to the embedded memory (46) is permitted through it—when the counter reaches a predefined value unless the microcontroller (30) executes programming code before the predefined value is reached to provide the disabled state during subsequent microcontroller (30) operation.Type: GrantFiled: August 22, 2006Date of Patent: November 22, 2011Assignee: NXP B.V.Inventors: Ata Khan, Greg Goodhue, Pankaj Shrivastava, Bas Van Der Veer, Rick Varney, Prithvi Nagaraj
-
Publication number: 20110264435Abstract: A modular circuit emulation system includes a plurality of emulation boards that each include at least one programmable circuit. A system backplane has a switching matrix that selectively couples the plurality emulation boards. A broadcast bus broadcasts data from one of the plurality of emulation boards to other ones of the plurality of emulation boards.Type: ApplicationFiled: April 21, 2010Publication date: October 27, 2011Applicant: VIXS SYSTEMS, INC.Inventors: Mohammad Reza Jamnejad, Kuldip Sahdra, Krzysztof Socha, Ronald Mazereeuw
-
Publication number: 20110264436Abstract: A modular circuit emulation system includes a global clock generator that generates a plurality of clock signals. A plurality of emulation boards each include at least one programmable circuit and a clock buffer. The clock buffer generates at least one synchronized clock signal for clocking the programmable circuit or circuits, based on at least one of the plurality of global clock signals.Type: ApplicationFiled: April 21, 2010Publication date: October 27, 2011Applicant: VIXS SYSTEMS, INC.Inventors: Hualiang Ni, Ahmad R. Moghaddam, Cecil E. King
-
Publication number: 20110251836Abstract: An apparatus for circuit emulation may include a first circuit board, one or more circuit emulation resource on the first circuit board, a first interconnection interface on the first circuit board, and a second interconnection interface on the first circuit board. The first circuit board may include conductive wiring paths. The circuit emulation resource is on the first circuit board and coupled with a portion of the conductive wiring paths, with each circuit emulation resource being configured to emulate a portion of an electronic circuit by receiving input signals and producing output signals in response to the input signals. The first interconnection interface is on the first circuit board and coupled with at least a first portion of the circuit emulation resource, The first interconnection interface may be configured to couple with an interconnection interface of a second circuit board having a second group of conductive wiring paths and having a second group of circuit emulation resources.Type: ApplicationFiled: April 8, 2010Publication date: October 13, 2011Inventors: MingYang Wang, Sweyyan Shei, Hwa Mao
-
Patent number: 8027829Abstract: A system and method for integrated circuit emulation. One embodiment provides a system for in-circuit emulation of an integrated circuit device with program-controlled components. The system includes an integrated circuit device with program-controlled components used in a system for normal operation. The integrated circuit device having at least one program-controlled emulation unit emulating at least one of the program-controlled components of the integrated circuit device, and at least one statistics memory for storing statistical data of the program-controlled emulation unit during emulation.Type: GrantFiled: February 28, 2008Date of Patent: September 27, 2011Assignee: Infineon Technologies AGInventors: Albrecht Mayer, Harry Siebert
-
Patent number: 8024170Abstract: Configuring reconfigurable interconnect resources employing a switch matrix and configuration bit look-up table are disclosed. Reconfigurable interconnect resources include multiplexors to decrease the number of bits needed to load a configuration. Distributed processing resources configure a selected reconfigurable interconnect resource, interconnecting each input of the reconfigurable interconnect resource with a particular output of the reconfigurable interconnect resource using configuration bits scalably extracted from a row of configuration bits of a look-up table. Use of a configuration bit look-up table allows for compression of the bits needed to load the configuration for a reconfigurable interconnect resource.Type: GrantFiled: February 17, 2010Date of Patent: September 20, 2011Assignee: Mentor Graphics CorporationInventors: Xavier Montagne, Florent Bedoiseau
-
Patent number: 7991606Abstract: An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers provide hardware to allow board-level signal capture and subsequent analysis of test devices programmed with a hardware design generated using electronic design automation. System level environments provide interactive tools for entering, modeling, simulating and analyzing multi-domain systems such as DSP designs. Typically, a user enters a system level design as a block diagram, including embedded logic analyzer blocks. The user inserts such blocks at nodes in the design where he or she wishes to capture signals to verify the design.Type: GrantFiled: April 1, 2003Date of Patent: August 2, 2011Assignee: Altera CorporationInventors: Maria D'Souza, Philippe Molson
-
Publication number: 20110184717Abstract: A method and system for compiling a representation of a source circuit including one or more source subchannels associated with portions of source logic driven by a plurality of clock domains are described. Each source subchannel may generate packets carrying signal data from one of the portions of the source logic. A representation of a destination circuit may be compiled to include one or more destination subchannels associated with portions of destination logic replicating the source logic. Each destination subchannel may forward the signal data via the packets to one of the portions of the destination logic. A switching logic may be configured to map the source subchannels to the destination subchannels as virtual channels to forward the packets from the source subchannels to the destination subchannels. A single queue may be configured to couple with the switching logic to record packets from the source subchannels into a packet stream for a delay period to distribute to the destination subchannels.Type: ApplicationFiled: January 22, 2010Publication date: July 28, 2011Inventor: Robert Erickson
-
Patent number: 7979745Abstract: An on-chip debug emulator is capable of connecting to the target device and the host device for remotely debugging the program in the target device. The on-chip debug emulator contains a debug communication control unit. This debug communication control unit contains a plurality of serial communication circuits, the plurality of serial communication circuits are commonly provided with a clock signal. The debug communication control unit controls communications with the target device based on commands output from the host device. Each of The plurality of serial communication circuits contains a data buffer and serially transmits data stored in the data buffer to and from the target device while synchronized with the clock signal. Namely, the plurality of serial communication circuits communicate in parallel while operating synchronized with the same clock. The on-chip debug emulator can in this way be made utilizing a low-cost microcomputer not containing any parallel communication circuits.Type: GrantFiled: March 13, 2008Date of Patent: July 12, 2011Assignee: Renesas Electronics CorporationInventor: Takahiro Moroda
-
Patent number: 7975198Abstract: A test system for performing a test of a device is provided that comprises a source file of a test plan that describes a program for performing a test, and one or more of elements that are formed in a unit that divides the source file into one or more blocks. The test system further comprises an annotatable object that, when debugging of objects of the source file is performed, manages modification details of the debugging with reference to an element corresponding to a portion where the debugging is performed, and a controller that, after the debugging, rewrites the source file with details after the debugging is performed on an element basis based on the element and the annotatable object.Type: GrantFiled: March 19, 2009Date of Patent: July 5, 2011Assignee: Advantest CorporationInventor: Masaru Yokoyama
-
Patent number: 7971254Abstract: This invention relates generally to systems and methods for rapid, low-latency detection of viruses in network transmissions and specifically to methods for determining which parts of a network transmission might contain viruses and checking and cleaning only those parts of the transmission which could potentially be infected as soon as sufficient information is available for such a check.Type: GrantFiled: August 24, 2004Date of Patent: June 28, 2011Assignee: Netgear, Inc.Inventors: Shuang Ji, Yong Pan, Renkui Tao, Hong-Wu David Lu
-
Publication number: 20110131031Abstract: Generation of a test based on a test template comprising of branch instructions. The test template may be a layout test template, defining a set of possible control flows possibilities between template instructions in the layout test template. The test is generated by a test generator which may simulate a state of a target computerized system executing the test. The simulation may be performed during generation of the test. The test generator may further verify previously generated instructions. The test generator may further generate instructions associated with leftover template instructions.Type: ApplicationFiled: November 29, 2009Publication date: June 2, 2011Applicant: International Business Machines CorporationInventors: Yoav Avraham Katz, Ron Maharik
-
Publication number: 20110119045Abstract: A method and system is disclosed for monitoring and viewing physical parameters while the emulator is emulating a design. Additionally, the parameters are in real time or substantially real time, such as after a periodic update. In one embodiment, a monitoring portion of the emulator periodically monitors the emulator boards and power supplies for physical information. The physical information is communicated to a workstation for communication to a user. For example, the workstation can display the physical information in a graphical user interface (GUI) that shows which boards are plugged in the system and which slots are empty. In yet another aspect, the user can select a particular board in the system and view communication information, such as data errors, status, link errors, global errors, etc. In a further aspect, power supply information can be viewed, such as current and voltage levels, air temperature, fan speed, board temperatures at particular points, etc.Type: ApplicationFiled: November 17, 2010Publication date: May 19, 2011Inventors: Eric Durand, Christophe Joubert, Christian Niquet, Virginie Voirin
-
Patent number: 7945888Abstract: Device, system and method for verification of a hardware system-under-test including at least one processor. A method includes building an executable image of a hardware exerciser adapted for execution on a test platform selected from: a simulation accelerator, a hardware emulator, a prototype hardware system, and a hardware production wafer. The exerciser image includes embedded data corresponding to architectural knowledge, testing knowledge, and a test template. The test template is defined in a context-free formal language and includes biasing directives to influence at least one of a desired test structure, one or more resources to be included in the test, and one or more values of the included resources. The architectural knowledge is obtained from an architectural model including a formal description of the specification for the system-under-test, and the testing knowledge is obtained from a testing knowledgebase including heuristics for testing desired aspects of the system-under-test.Type: GrantFiled: February 28, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Allon Adir, Gil Eliezer Shurek
-
Patent number: 7941771Abstract: A method for on demand functional verification of a software model of an application specific integrated circuit (ASIC), in a low-level programming language, which separately handles the creation of the model and the debugging of the functional verification tests to be applied to the model in order to create a verification platform. In a transmission mode, an autonomous circuit emulator is created by replacing the model in a low level programming language physically describing the circuit to be validated with a high level description generating response data in accordance with the functional specification of the design as a function of stimuli received. A verification mode includes integration of the software model in low level language of the circuit resulting from the design into a verification platform, and creation of a connection of a previously validated autonomous circuit emulator to the interfaces of the software model.Type: GrantFiled: June 4, 2008Date of Patent: May 10, 2011Assignee: Bull S.A.Inventors: Anne Kaszynski, Jacques Abily