In-circuit Emulator (i.e., Ice) Patents (Class 703/28)
-
Patent number: 7577560Abstract: A microcomputer logic development device realizing high speed sampling RAM monitoring by connecting an existing RAM measurement device, provided with a first block providing functions corresponding to a microcomputer core, a second block having functions corresponding to microcomputer resources, a bus connecting the first and second blocks, and a RAM measurement block provided with a common memory, connected with the bus and RAM measurement device, and realizing a RAM monitor function with respect to the first block, the RAM measurement block realizing a high speed RAM monitoring operation by dividing the timing for processing between the first block and common memory and the timing for processing between the common memory and RAM measurement device.Type: GrantFiled: July 2, 2004Date of Patent: August 18, 2009Assignee: Fujitsu Ten LimitedInventors: Shougo Imada, Kouichi Kanou, Takashi Higuchi
-
Patent number: 7577558Abstract: A memory mapping system for providing compact mapping between dissimilar memory systems and methods for manufacturing and using same. The memory mapping system can compactly map contents from one or more first memory systems into a second memory system without a loss of memory space in the second memory system. Advantageously, the memory mapping system can be applied to hardware emulator memory systems to more efficiently map design memory systems into an emulation memory system during compilation.Type: GrantFiled: April 5, 2006Date of Patent: August 18, 2009Inventor: Alexandre Birguer
-
Publication number: 20090204384Abstract: A hardware emulator having: a verification target circuit that includes a CPU in which progress of instruction execution is controlled by a program counter, and a circuit that operates according to the instruction execution by the CPU; at least one replica circuit that is formed by replication of the verification target circuit; a debug controller that starts operation of the verification target circuit upon receipt of an operation start signal from an outside of the hardware emulator, and that stops operation of the verification target circuit and the replica circuit when a value of the program counter of the verification target circuit reaches a predetermined breakpoint; an execution start delaying portion that causes the replica circuit to start execution of an instruction with a delay equivalent to a predetermined number of instructions after the verification target circuit starts execution of the same instruction; a program counter controller that performs control so that the value of the program counterType: ApplicationFiled: February 9, 2009Publication date: August 13, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Takashi AKIBA, Takashi Miura
-
Publication number: 20090204383Abstract: A method and corresponding equipment for emulation of a target programmable unit, which has at least one CPU, by means of an external emulation device, which is coupled to the target programmable unit by means of a communication link, comprising: transferring predetermined initialization data through the communication link to the emulation device for initializing the emulation; transferring through the communication link to the emulation device a CPU clock signal and emulation data; emulating the target programmable unit in the external emulation device using the transferred emulation data; ascertaining respective trace data from the emulation in the external emulation device and storing and/or outputting the trace data; deriving respective target integrity-control data and emulation integrity-control data from respective target-internal data and emulation-internal data; and transferring the derived target integrity-control data from the target programmable unit to the external emulation device.Type: ApplicationFiled: February 7, 2008Publication date: August 13, 2009Inventors: Alexander Weiss, Alexander Lange
-
Patent number: 7567894Abstract: A method and system is disclosed for monitoring and viewing physical parameters while the emulator is emulating a design. Additionally, the parameters are in real time or substantially real time, such as after a periodic update. In one embodiment, a monitoring portion of the emulator periodically monitors the emulator boards and power supplies for physical information. The physical information is communicated to a workstation for communication to a user. For example, the workstation can display the physical information in a graphical user interface (GUI) that shows which boards are plugged in the system and which slots are empty. In yet another aspect, the user can select a particular board in the system and view communication information, such as data errors, status, link errors, global errors, etc.Type: GrantFiled: September 5, 2006Date of Patent: July 28, 2009Inventors: Eric Durand, Christophe Joubert, Christian Niquet, Virginie Voirin
-
Patent number: 7562276Abstract: An integrated circuit (IC) comprises an embedded processor. An embedded in-circuit emulator (ICE) emulates at least one function of the embedded processor, performs at least one of testing and debugging on the IC, and generates testing results based on the at least one of the testing and the debugging. A serializer located on the IC receives the testing results from at least one of the embedded ICE and the embedded processor, serializes the testing results, and serially outputs the testing results from the IC.Type: GrantFiled: May 7, 2007Date of Patent: July 14, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Publication number: 20090177459Abstract: An emulator is disclosed that allows for diagnoses of failures or defects within the emulator. A map of faulty resources is generated to identify which resources should be avoided during compilation. Thus, in a transparent and automated manner, defects found during diagnostics are stored in a database of unusable emulator resources. A compiler has access to the database and compiles the design taking into account unusable resources. In another embodiment, the defects of an emulator board are stored on the emulator board itself. This allows each board to store its own maintenance information that can be used at the manufacturing site for changing defective chips. Defects stored on the board itself allow the defects to be obtained independent of a position of a board within the emulator to simplify identification of the faulty resource.Type: ApplicationFiled: January 8, 2008Publication date: July 9, 2009Inventors: Eric Durand, Estelle Reymond, John Fadel
-
Patent number: 7555423Abstract: The present system and methods are directed to the interconnection of clusters of emulation processors comprising emulation processors in a software-driven hardware design verification system. The processors each output one NBO output signal. The clusters are interconnected by partitioning a common NBO bus into a number of smaller NBO busses, each carrying unique NBO signals but together carrying every NBO. Each of the smaller NBO busses are passed into a series of multiplexers, each dedicated to a particular processor. The multiplexers select a signal for output back to the emulation clusters. The multiplexers that handle these smaller NBO busses are narrower than was previously required, thus reducing the amount of power, interconnect, and area required by the multiplexer array and dedicated interconnect.Type: GrantFiled: December 29, 2005Date of Patent: June 30, 2009Assignee: Quickturn Design Systems, Inc.Inventors: William F. Beausoleil, Mitchell G. Poplack, Steven T Comfort, Beshara Elmufdi
-
Patent number: 7539610Abstract: Provided is a logic development system that can ensure the capability of a CPU required for preceding logic, guarantee reliable communication of input/output information, and improve the throughput of the CPU. A logic development system for a built-in microcomputer employed in an electronic control unit (ECU) comprises: a motherboard that accommodates an application facility and a communication facility; a core board that accommodates quasi microcomputer peripheral devices, a, computing facility, and a communication facility and that is connected to the motherboard over a PCI bus; and an interface board that includes circuits equivalent to the hardware of the ECU and that is connected to the core board. The communication facility on the motherboard and each of the quasi microcomputer peripheral devices on the core board transfer data directly to or from each other over the PCI bus linking them.Type: GrantFiled: January 29, 2004Date of Patent: May 26, 2009Assignee: Fujitsu Ten LimitedInventors: Shougo Imada, Toshihiro Kashihara, Takashi Higuchi
-
Patent number: 7536615Abstract: A programmable logic device includes, in accordance with one embodiment, a plurality of logic blocks; an interconnect structure adapted to route signals among the logic blocks; and a memory for storing data within the programmable logic device. A first set of the logic blocks are configured as logic analyzer trigger units adapted to each receive one or more input signals from within the programmable logic device and provide a corresponding trigger unit output signal. A portion of the memory stores a logic analyzer trigger expression, with the trigger unit output signals provided to the memory as address signals for the trigger expression.Type: GrantFiled: March 26, 2007Date of Patent: May 19, 2009Assignee: Lattice Semiconductor CorporationInventors: David Pierce, Michael Hammer, Brian M. Caslis
-
Patent number: 7533315Abstract: An integrated circuit comprises a test interface, an embedded in-circuit emulator, a circuit-under-debugging, and a memory. The embedded in-circuit emulator is used for software debugging via the test interface. The circuit-under-debugging comprises a scan chain dumping states of every delayed flip-flop (DFF) out of the circuit-under-debugging. The memory stores the states from the scan chain and transfers the states to a computer via the test interface.Type: GrantFiled: March 6, 2006Date of Patent: May 12, 2009Assignee: Mediatek Inc.Inventors: I-Chieh Han, You-Ming Chiu
-
Patent number: 7526745Abstract: A hardware-block constraint specification method includes defining a plurality of hardware-block constraint categories according to at least one of type of constraint and constraint operating mode and defining a plurality of hardware-block constraint commands. Each of the plurality of hardware-block constraint commands is categorized into one of the plurality of hardware-block constraint categories. The method also includes encapsulating the plurality of hardware-block constraint commands within a plurality of modules usable, via an application programming interface, in a stand-alone mode or an integrated mode.Type: GrantFiled: December 5, 2005Date of Patent: April 28, 2009Assignee: Telefonaktiebolaget L M Ericsson (Publ)Inventor: Mario Vergara-Escobar
-
Patent number: 7526422Abstract: A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. A host device copies a partially copies a production microcontroller in an ICE (in-circuit emulation) to form a virtual microcontroller. The virtual microcontroller and the microcontroller simultaneously and independently run a microcontroller code for debugging purposes. The microcontroller residing on a test circuit includes a first memory and the virtual microcontroller residing in the ICE includes a second memory. A host computer copies a content of the first memory and a content of the second memory in the host computer memory when the execution of the code is halted. Software in the host device compares the content of the first memory and the content of the second memory for consistency.Type: GrantFiled: November 13, 2001Date of Patent: April 28, 2009Assignee: Cypress Semiconductor CorporationInventor: Craig Nemecek
-
Patent number: 7521918Abstract: A microcomputer chip includes a plurality of first electrode pads arranged in a chip circumferential section; a plurality of second electrode pads arranged inside from the plurality of first electrode pads; and an emulation circuit connected with the plurality of second electrode pads to interface with an external unit in emulation. The plurality of second electrode pads may be arranged on an area where a functional circuit is formed.Type: GrantFiled: November 4, 2005Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventor: Kazuyuki Nishizawa
-
Patent number: 7509250Abstract: In one embodiment, a system comprises debug functionality, a debug interface communicatively coupled to the debug functionality, and a hardware key interface. Communication with the debug functionality over the debug interface is not permitted if an authorized hardware key is not communicatively coupled to the hardware key interface.Type: GrantFiled: November 4, 2005Date of Patent: March 24, 2009Assignee: Honeywell International Inc.Inventors: Edwin D. Cruzado, William J. Dalzell, Brian R. Bernier
-
Patent number: 7502706Abstract: A wiring pattern circuit includes part of wiring between a module control circuit and a module. Since the wiring pattern circuit includes a PLD, the wiring thereof can be variably configured in accordance with the specifications of the module control circuit and the module. The construction of the module control circuit can be therefore facilitated. In addition, since a printed wiring pattern does not have to be provided separately for the test of each of a plurality of different modules, the test period, the labor and the cost involved during the test can be decreased.Type: GrantFiled: June 10, 2003Date of Patent: March 10, 2009Assignee: Murata Manufacturing Co., LtdInventor: Kazuyoshi Nakaya
-
Patent number: 7496813Abstract: An integrated circuit 2 including functional circuits 4, 6 and a diagnostic circuit 10 passes a functional signal and a diagnostic signal to/from the integrated circuit using a shared integrated circuit pin 14. The functional signal and the diagnostic signal have relative forms such that they can be simultaneously communicated and respective independent physical communication channels provided therefore. Examples are the diagnostic signal being used to frequency, phase, amplitude or otherwise modulate a functional signal being passed. A diagnostic interface circuit 18 is provided to recover the diagnostic signal from the combined functional and diagnostic signal or to combine the functional and diagnostic signals.Type: GrantFiled: November 30, 2005Date of Patent: February 24, 2009Assignee: ARM LimitedInventors: Thomas Sean Houlihane, George James Milne
-
Patent number: 7496818Abstract: A system is provided that retrieves test information from a target integrated circuit. A serializer receives the test information in a first format and divides and reformats the test information into first and second serial messages. The serializer is located on the target integrated circuit and has a first serial output that sends the first serial message and a second serial output that sends the second serial message. A deserializer communicates with the first and second serial outputs and receives the first and second serial messages. The deserializer retrieves a first portion of the test information from the first serial message, a second portion of the test information from the second serial message, and reconstructs the test information from the first portion and the second portion.Type: GrantFiled: July 11, 2005Date of Patent: February 24, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7487344Abstract: A method and apparatus are provided for storing the boot configuration PROM of a microprocessor in an FPGA. The boot interface of the microprocessor, such as an I2C interface, leads to the FPGA instead of to a PROM. The boot configuration is stored as an image in the FPGA, and the microprocessor accesses the boot configuration using its normal boot interface. In this way, a dedicated boot PROM is not needed, saving real estate on the card on which the microprocessor is located. The boot configuration is also more easily modified, such as for version upgrades or diagnostics, than if the boot configuration were stored on a dedicated PROM. Different boot configurations may be stored as software images on a separate housekeeper processor, for loading into the FPGA.Type: GrantFiled: March 3, 2006Date of Patent: February 3, 2009Assignee: Alcatel LucentInventors: Richard Grieve, Aaron Maxwell MacDonald, James Michael Schriel
-
Patent number: 7480610Abstract: A tool for emulation systems that obtains the state values for only discrete partitions of a circuit design. When a partition is being emulated, the emulation system obtains the input values for the specified partition at each clock cycle and the state values for the specified partition at intervals. Using the state and input values with a software model of the specified circuit design partition, the tool calculates the state values for the partition at every clock cycle. The software model may correspond to the partitioning information used to implement the circuit design across multiple configurable logic element devices, such as FPGAs. Thus, each software model may correspond to the portion of a circuit design emulated on a discrete FPGA integrated circuit.Type: GrantFiled: July 12, 2005Date of Patent: January 20, 2009Assignee: Mentor Graphics CorporationInventors: David C. Scott, Charles W. Selvidge, Joshua D. Marantz, Frédéric Reblewski
-
Patent number: 7478022Abstract: A robust component emulator is provided for use in enclosure testing. Characteristics of the emulator are selected in accordance with the enclosure's view of the component during enclosure testing. Simulating only the subset of component characteristics of interest in enclosure testing allows a low-cost version of the component to be generated, thereby reducing inventory costs associated with testing and removing the need to use actual components during the test process.Type: GrantFiled: August 3, 2004Date of Patent: January 13, 2009Assignee: EMC CorporationInventors: Douglas Stacy, Neil Stanick
-
Publication number: 20090006074Abstract: A hypervisor environment configured for accelerated access to device emulators comprises a hypervisor that intercepts a device access instruction to a child partition processor and routes said device access instruction to a root partition. A processor instruction emulator emulates said device access instruction along with any number of next instructions of the processor in said child partition, thereby dispatching accesses to a device emulator on behalf of the processor in said child partition. By emulating these instructions in the root partition, accesses to the device emulator are greatly accelerated.Type: ApplicationFiled: June 27, 2007Publication date: January 1, 2009Applicant: Microsoft CorporationInventor: Dustin L. Green
-
Patent number: 7469201Abstract: A modeling system and process for for computer-aided, block-based modeling involving preparation of a first block diagram (1) in a first model plane (2) that relates to a first abstraction stage, in which at least one block (3) is able to be placed in the first model plane (2) and several blocks are connectable to one another by horizontal data transfer devices for horizontally exchanging data.Type: GrantFiled: August 23, 2005Date of Patent: December 23, 2008Assignee: dSPACE digital signal processing and control engineering GmbHInventors: Ulrich Kiffmeier, Ulrich Louis
-
Patent number: 7460988Abstract: There is provided a test emulator for emulating a test apparatus including a plurality of test modules for supplying test signal to devices under test respectively, including: a plurality of test module emulation sections for emulating the plurality of test modules generating the test signal based on different cycles, a control emulation section for emulating a control apparatus for controlling the test of the devices under test, a synchronous emulation section for generating test signal generating timings, at which each of the plurality of test module emulation sections is to generate the test signal in simulation corresponding to cycle time of the test module emulation section, based on instructions from the control emulation section, a timing alignment section for aligning the plurality of test signal generating timings generated by the synchronous emulation section in order of time, and outputting them one by one, and a schedule section for causing the test module emulation section corresponding to one ofType: GrantFiled: March 31, 2003Date of Patent: December 2, 2008Assignee: Advantest CorporationInventor: Shinsaku Higashi
-
Publication number: 20080288238Abstract: A data structure of readily accessible units of memory is provided as computer useable media having computer readable program code logic providing information tables and a software emulation program to enable hardware to run new software that uses transactional memory and a bit associated with a transaction for executing transactional memory constructs. The data structure with Guest PTRAN bit is used in emulation of software written for a given computer on a different computer which executes a different set of instructions.Type: ApplicationFiled: October 30, 2007Publication date: November 20, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Thomas J. Heller, JR.
-
Patent number: 7451074Abstract: A method of emulation or functional testing of a first microprocessor in its functional environment including one or several peripherals and at least one internal bus of communication between this first microprocessor and its peripherals, from a second microprocessor, consisting of deactivating the first microprocessor, using the communication bus(es) to communicate between the two microprocessors and the peripheral(s), and activating the second microprocessor, wherein the first microprocessor communicates with the second microprocessor over a series link and wherein the second microprocessor is realized by a simulation model.Type: GrantFiled: March 21, 2002Date of Patent: November 11, 2008Assignees: Dolphin Integration, RaisonanceInventors: Gauthier Barret, Jean-François Pollet, Francis Lamotte
-
Patent number: 7451070Abstract: Sample-count feedback from bus functional models and a binary convergence algorithm are to generate optimal sampling values for an accelerator, or hardware assisted simulator. The simulator includes a bus functional model and a driver program. A software readable register maintains a count of a number of samples provided the simulator in execution of a transaction on the bus functional model. For each supported bus functional model, a sample count retrieved from the bus functional model and a last sampling value given the hardware assisted simulator is maintained, and a binary convergence algorithm applied to generate sampling values based on the last sampling value given to the hardware assisted simulator and the last actual sampling value used by a given bus functional model for a transaction.Type: GrantFiled: April 8, 2005Date of Patent: November 11, 2008Assignee: International Business MachinesInventors: Robert J. Devins, David W. Milton
-
Patent number: 7447618Abstract: Method and system for testing an Application Specific Integrated Circuit is provided. The system includes, a simulator that interfaces with a host computer emulation module; and a virtual interface driver (“VID”) that interfaces with the host computer emulation module and a bus interface module, wherein the VID maps plural stimulus to the simulator via the bus interface module. The method includes, loading a bus functional module in an ASIC simulator; determining configuration of devices supported by a host emulation system; and mapping configuration information to the host emulation system, wherein a virtual interface driver maps the configuration information to the host emulation system.Type: GrantFiled: May 11, 2005Date of Patent: November 4, 2008Assignee: QLOGIC, CorporationInventor: David N. Steffen
-
Publication number: 20080270107Abstract: A method of debugging an executable computer application comprising instructions of a first computer architecture instruction set and instructions of a second computer architecture instruction set. The method comprises determining whether an instruction being debugged is from the second architecture instruction set; and obtaining debug information from an emulator of the second architecture in a first architecture environment when the instruction being executed is from the second architecture instruction set. The debug information results from emulation of the instruction being debugged.Type: ApplicationFiled: April 24, 2008Publication date: October 30, 2008Applicant: Hewlett-Packard Development Company, L.P.Inventors: Jini Susan George, Ranganath Ramachandra, Shivarama Rao Kokrady, Surya Kumari Jangala
-
Patent number: 7444571Abstract: A system for testing a target integrated circuit comprises a host device that executes a debugging and testing analysis program, that transmits test instructions and data to the integrated circuit and that analyzes received data from the target integrated circuit. A first interface module communicates with the host device and formats the test instructions and data using a first format. A first serializer serializes the test instructions and data. A first deserializer on the target integrated circuit communicates with the first serializer and deserializes the test instructions and data. A control module on the target integrated circuit communicates with the first deserializer, interprets the test instructions and data using the first format. A testing module receives the interpreted test instructions and data from the control module and performs testing and debugging of the target integrated circuit.Type: GrantFiled: February 24, 2005Date of Patent: October 28, 2008Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7437283Abstract: In an evaluation system for evaluating a target board produced for use with a microprocessor, an evaluation microcomputer is connected between the target board and an evaluation tool. In the evaluation microcomputer: an emulation circuit emulates functions of the microprocessor, and supplies an emulation result to the evaluation tool through an interface circuit; the interface circuit interfaces the emulation circuit with the evaluation tool; and a data storing circuit stores data relating to the microprocessor. The emulation circuit and the interface circuit are powered by the target board, and the data storing circuit is powered by the evaluation tool. Alternatively, when the interface circuit further has the function of the data storing circuit, the interface circuit is powered by the evaluation tool.Type: GrantFiled: March 26, 2002Date of Patent: October 14, 2008Assignee: Fujitsu LimitedInventors: Yuichi Shibayama, Yoshiyuki Kubo, Norihiro Nakatsuhama, Naoya Watanabe
-
Patent number: 7437280Abstract: Co-simulation of an electronic circuit design using an embedded processor on a programmable logic device (PLD). The programmable logic resources of a PLD are used to perform hardware-based co-simulation of a first portion of the electronic circuit design. Software-based co-simulation of a second portion of the electronic circuit design is performed using the embedded processor.Type: GrantFiled: December 16, 2004Date of Patent: October 14, 2008Assignee: Xilinx, Inc.Inventors: Jonathan B. Ballagh, L. James Hwang, Roger B. Milne, Nabeel Shirazi, Jeffrey D. Stroomer
-
Patent number: 7433814Abstract: A network emulator provides both per-connection and non-connection-based emulation. The emulator includes a host computer, and a kernel-mode emulator driver and user-mode application component running on the host computer. The application component supplies configuration parameters to the driver. The driver includes a packet filter list that filters a captured packet, a virtual network link that receives the packet from the packet filter list, a link group list that applies an emulation procedure to the packet, a timer management component that manages a timer associated with the emulation procedure, and a packet dispatcher component that sends out the packet. A connection pool component facilitates per-connection emulation.Type: GrantFiled: September 30, 2004Date of Patent: October 7, 2008Assignee: Microsoft CorporationInventors: Yunxin Liu, Zheng Ni, Jian Wang, Qian Zhang, Wenwu Zhu
-
Publication number: 20080243471Abstract: A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. The virtual microcontroller and the microcontroller simultaneously and independently run a microcontroller code. The microcontroller includes a first memory and the virtual microcontroller residing in the ICE includes a second memory. A host computer copies a content of the first memory and a content of the second memory in the host computer memory when the execution of the code is halted. The host device compares the content of the first memory and the content of the second memory for consistency. In case of a disparity between the content of the first memory and the content of the second memory, a user traces the execution of the code in a trace buffer residing in the ICE and debugs the faulty code accordingly.Type: ApplicationFiled: June 10, 2008Publication date: October 2, 2008Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventor: Craig Nemecek
-
Patent number: 7421384Abstract: During software development, a multichip module is used which encloses a target chip and a development chip in one package. A CPU of the development chip fetches instructions from a flash memory in the chip to execute them, and accesses RAM and peripheral circuits in the chip. For motor control circuits that exist only in the target chip, the CPU accesses them via serial communication. When the one-chip microcomputer operates alone, its CPU switches a switching circuit to a JTAG interface side to actuate a motor control circuit via internal serial communication.Type: GrantFiled: December 2, 2004Date of Patent: September 2, 2008Assignee: DENSO CORPORATIONInventors: Kenji Yamada, Hideaki Ishihara, Kyouichi Suzuki, Yoshinori Teshima, Toshihiko Matsuoka, Naoki Ito
-
Patent number: 7409602Abstract: An apparatus comprising an analysis block, a graphic user interface and a memory circuit. The analysis block may be configured to generate debug information in response to (i) a command input, (ii) one or more simulation outputs, and (iii) one or more compiler outputs. The graphic user interface may be configured (i) to present the command input in response to one or more user input parameters and (ii) to display the debug information. The memory circuit may be configured to store the one or more simulation outputs and said one or more compiler outputs.Type: GrantFiled: November 12, 2003Date of Patent: August 5, 2008Assignee: LSI CorporationInventor: Maurizio Spadari
-
Patent number: 7409331Abstract: A method for designing an integrated circuit having analog and digital circuit portions is disclosed. The method involves providing an emulation circuit, which preferably comprises a number of gates equivalent to a number of gates in the digital circuit portion, affixing the emulation circuit on a test substrate together with a version of the analog circuit portion having at least some of the defined functions of the analog circuit portion, and then testing the analog circuit version.Type: GrantFiled: August 2, 2005Date of Patent: August 5, 2008Assignee: Broadcom CorporationInventor: Vikram Gupta
-
Patent number: 7406406Abstract: Two unique instructions for the instruction set of a target 36-bit machine which is emulated on a host 64-bit machine are provided in order to achieve visibility, to an emulated application program, of a “containing” word stored in the memory of the host machine. A “LOAD64” instruction loads the emulator memory location representing an emulated “Q” (supplementary accumulator) register with the “normal” 36-bits of the containing word. At the same time, the “upper” 28 bits of the 64-bit containing word is copied into the emulator memory location representing an emulated “A” (accumulator) register. Thus, the emulated 36-bit machine “sees” and can examine the 64-bit word in its entirety. A “Store64” instruction stores the emulated “Q” register contents into the lower 36-bits of the 64-bit containing word, and at the same time stores the lower 28 bits of the emulated “A” register contents into the upper 28 bits of the 64-bit containing word.Type: GrantFiled: December 7, 2004Date of Patent: July 29, 2008Assignee: Bull HN Information Systems Inc.Inventors: Russell W. Guenthner, Sidney L. Andress, John E. Heath
-
Publication number: 20080167854Abstract: A system and method for incorporating design behavior and external stimulus in microdevice model feedback using a shared memory is presented. The invention describe herein uses the attached memory model to provide additional heuristics to an application executing on an emulation system's device model, which results in a more detail and real-life device emulation. The attached memory model provides a storage area for a runtime software environment to store emulation data, which is subsequently provided to the device model during emulation. The emulation data may include 1) randomization stimuli to the device model, 2) additional runtime data for checking heuristics, and 3) emulation data points that are otherwise not accessible to the device model.Type: ApplicationFiled: January 9, 2007Publication date: July 10, 2008Inventors: Sanjay Gupta, Joseph Anthony Perrie, Steven Leonard Roberts, Todd Swanson
-
Publication number: 20080140381Abstract: A program providing device include an emulation means for emulating a hardware environment and a software environment of a vehicle-mounted information system, a program receiving means for receiving a program which is developed for the vehicle-mounted information system, a constraints holding means 21 for holding, as constraints, resource states and environment conditions of the vehicle-mounted information system, a program execution restricting means 22 for restricting the operation of the program on the basis of the constraints held by the constraint holding means, and a program execution means 112 for executing the program received from the program receiving means by using resources provided by the emulation means according to the restrictions provided by the program execution restricting means.Type: ApplicationFiled: February 8, 2006Publication date: June 12, 2008Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Takehiko Koyasu, Atsushi Kohno
-
Patent number: 7379861Abstract: An improved emulation system having an improved trigger mechanism is disclosed. During the compilation of the circuit design, a portion of the emulation resources are reserved for dynamic netlists. The dynamic netlists allows a user to create arbitrary trigger circuits that can be based on any signal generated by the device under test during run time, including signals that were optimized out of the design during the compilation process. The dynamic netlists can be loaded and used in the emulator without having to recompile the entire design, which could take many hours. This enables a user to quickly and efficiently debug circuit designs.Type: GrantFiled: May 19, 2005Date of Patent: May 27, 2008Assignee: Quickturn Design Systems, Inc.Inventors: Alon Kfir, Viktor Salitrennik
-
Patent number: 7379860Abstract: A method for emulating and debugging a microcontroller. In one embodiment, an event thread is executed on an emulator that operates in lock-step with the microcontroller. Event information is sampled at selected points. Trace information is also recorded at the selected points. As such, the event information and trace information are effectively pre-filtered. Accordingly, it is not incumbent on a designer to read and understand the event and trace information and sort out the information that is of interest. Instead, this task is essentially done automatically, helping the designer and reducing the probability of error. Furthermore, because only selected event and trace information is recorded, the resources of the in-circuit emulator system are not taxed.Type: GrantFiled: March 29, 2002Date of Patent: May 27, 2008Assignee: Cypress Semiconductor CorporationInventors: Manfred Bartz, Craig Nemecek, Matt Pleis
-
Patent number: 7379859Abstract: Serializing and deserializing circuits are provided on an emulator circuit board to group input and output signals of programmable logic devices for routing through a cross point switch. In one instance, the input and output signals of the programmable logic devices are time-multiplexed signals of virtual interconnections. The cross point switch can be configured for static or dynamically scheduled operations.Type: GrantFiled: April 24, 2001Date of Patent: May 27, 2008Assignee: Mentor Graphics CorporationInventor: Terry Lee Goode
-
Publication number: 20080114582Abstract: Systems and methods for detecting tampering of a signal are described herein. Some illustrative embodiments include an integrated circuit including an input/output (I/O) pad (electrically accessible from outside the integrated circuit), an I/O circuit coupled to the I/O pad that receives an internally generated signal and causes the internally generated signal to be propagated to the I/O pad, and a comparator having first and second input nodes (the first input node configured to receive a digital representation of the internally generated signal, and the second input node coupled to the I/O pad and configured to receive a digital representation of a signal present at the I/O pad). The comparator signals an exception condition if a logic level of a bit of the digital representation of the internally generated signal does not match a logic level of a bit of the digital representation of the signal present at the I/O pad.Type: ApplicationFiled: October 31, 2007Publication date: May 15, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Guillaume LETERRIER, Osman KOYUNCU
-
Patent number: 7369982Abstract: An emulator for a multi-mode smart card may include emulation circuitry for performing smart card applications in a plurality of operational modes. The emulator may also include a smart card connector to be connected to a smart card adapter operable in at least one of the plurality of operational modes. The smart card connector may include a plurality of contacts. Moreover, the emulator may further include a plurality of cable assemblies having first ends connected to the emulation circuitry, where each cable assembly is for a respective operational mode. Further, the emulator may also include an interface device connected between second ends of the plurality of cable assemblies and the smart card connector for selectively electrically connecting a selected cable assembly to predetermined ones of the contacts of the smart card connector based upon the at least one operational mode of the smart card adapter.Type: GrantFiled: June 4, 2003Date of Patent: May 6, 2008Assignees: STMicroelectronics, Inc., AxaltoInventor: Taylor J. Leaming
-
Patent number: 7366652Abstract: A co-verification system includes a computer programmed to act as a simulator for simulating behavior of a first portion of an electronic device under test (DUT) by acquiring, processing and generating data representing DUT signals. The co-verification system also includes emulation resources programmed to emulate a second portion of the DUT by receiving, processing and generating emulation signals representing DUT signals. The signals of the DUT are mapped to separate addresses within a memory space, and the simulator controls and reads states of emulation signals by writing data to and reading data from addresses of the memory space states mapped to the DUT signals the emulation signals represent. The computer and the emulation resources are also programmed to implement transactors communicating with one another through a packet routing network. The transactors set states of the emulation signals when the simulator writes to memory space addresses and for reading states of the emulation signals.Type: GrantFiled: September 19, 2005Date of Patent: April 29, 2008Assignee: Springsoft, Inc.Inventors: Ming Yang Wang, Duan-Ping Chen, Swey Yan Shei, Hung Chun Chiu, Neu Choo Ngui
-
Patent number: 7360117Abstract: An in-circuit emulation debugger and method of operating an in-circuit emulation debugger to test a digital signal processor (DSP). In one embodiment, the in-circuit emulation debugger includes: (1) a device emulation unit, coupled to a collocated DSP core, for emulating circuitry that is to interact with the DSP core, (2) an external processor interface, coupled to the device emulation unit, that receives control signals from an external processor that cause the device emulation unit to provide a test environment for the DSP core and (3) a breakpoint detection circuit, associated with the device emulation unit, that responds to preprogrammed breakpoints based on occurrences of events both internal and external to the DSP core.Type: GrantFiled: October 24, 2002Date of Patent: April 15, 2008Assignee: VeriSilicon Holdings (Cayman Islands) Co. Ltd.Inventors: Mark A. Boike, Alan Phan, Brendon J. Slade
-
Patent number: 7356454Abstract: A method for emulating a logic circuit having at least one set of identical logic modules is disclosed. Each logic module in a set has logic elements and memory elements that store a module state of that logic module. The logic circuit is emulated by extracting a logic module from a set of identical logic modules, translating the extracted logic module for iterative representation of the module state of each of the logic modules with a single instance of the logic elements, and configuring a logic device with the translated logic module to emulate the logic circuit.Type: GrantFiled: October 18, 2004Date of Patent: April 8, 2008Assignee: UD Technology CorporationInventors: Hirofumi Sakane, Levent Yakay, Vishal Karna, Clement Leung, Guang R. Gao
-
Patent number: 7356455Abstract: An optimized interface for simulation and visualization data transfer between an emulation system and simulator is disclosed. In one embodiment, a method of transferring data between a simulator to an emulator across an interface, comprises updating a simulator buffer of the simulator to contain a desired input state for an emulation cycle. A target write to the interface is performed to indicate that the emulation cycle can proceed. The emulation cycle is completed using an instruction sequencer within the interface independent of the simulator.Type: GrantFiled: October 28, 2004Date of Patent: April 8, 2008Assignee: Quickturn Design Systems, Inc.Inventors: Barton Quayle, Mitchell G. Poplack
-
Patent number: 7353163Abstract: A method of handling exceptions for use in an emulator (20) performing program code conversion. Registers (X) of a subject machine (11) being emulated (20) are represented by a pair of abstract registers (XA,XB) on the target machine (31), suitably using memory locations of the target machine and/or any available target registers. One of the pair (e.g., Reg XA) holds a definitive value at entry into a section (100) of subject code (10) while the other (e.g., Reg XB) holds a speculative value which is updated during translation and execution of that section of code. Exceptions are handled by recovering the conditions of the virtual subject machine (11) upon entry into the section of subject code (100) using the definitive version of each abstract register (i.e., Reg XA).Type: GrantFiled: April 6, 2001Date of Patent: April 1, 2008Assignee: Transitive LimitedInventors: Alasdair Rawsthorne, John H. Sandham, Jason Souloglou