Multiport Memory Patents (Class 711/149)
-
Patent number: 11954344Abstract: An apparatus comprises at least one processing device. The at least one processing device is configured, for each of a plurality of logical storage devices of a storage system, to determine in a multi-path layer of a layered software stack of a host device a performance level for that logical storage device, to communicate the performance levels for respective ones of the logical storage devices from the multi-path layer of the layered software stack of the host device to at least one additional layer of the software stack above the multi-path layer, and to select particular ones of the logical storage devices for assignment to particular storage roles in the additional layer based at least in part on the communicated performance levels. The additional layer in some embodiments comprises an application layer configured to automatically select a particular one of the logical storage devices for a particular storage role.Type: GrantFiled: July 29, 2021Date of Patent: April 9, 2024Assignee: EMC IP Holding Company LLCInventors: Sanjib Mallick, Vinay G. Rao, Jay Jung, Arieh Don
-
Patent number: 11947467Abstract: An electronic device includes a first memory controller, a second memory controller, and a memory access controller. The first memory controller stores setting information of a predetermined memory, wherein the predetermined memory is defined as an execute-only-memory. The second memory controller provides and sets an enabling register according to the setting information of the predetermined memory, and generates an enabling signal. The memory access controller accesses the first memory controller and the second memory controller to move the data of the predetermined memory to a predetermined memory space corresponding to the enabling register according to the enabling signal and the setting information of the predetermined memory.Type: GrantFiled: December 28, 2021Date of Patent: April 2, 2024Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Zong-Min Lin
-
Patent number: 11941299Abstract: Embodiments of the present invention facilitate efficient and effective increased memory cell density configuration. In one embodiment, a memory system comprises: an array of addressable memory cells, wherein the addressable memory cells of the array comprise magnetic random access memory (MRAM) cells and wherein further the array is organized into a plurality of banks; an engine configured to control access to the addressable memory cells organized into the plurality of banks; and a pipeline configured to perform access control and communication operations between the engine and the array of addressable memory cells. At least a portion of operations associated with accessing at least a portion of one of the plurality of memory banks via the pipeline are performed substantially concurrently or in parallel with at least a portion of operations associated with accessing at least another portion of one of the plurality of memory banks via the pipeline.Type: GrantFiled: May 16, 2022Date of Patent: March 26, 2024Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Benjamin Louie, Neal Berger, Lester Crudele
-
Patent number: 11935585Abstract: An apparatus includes a control circuit and a plurality of non-volatile memory cells arranged in a plane of a memory die. The plane includes a first word line including a first word line portion coupled to a corresponding first group of the non-volatile memory cells, and a second word line including a second word line portion coupled to a corresponding second group of the non-volatile memory cells, the second word line different from the first word line. The control circuit is configured to apply a first voltage to the first word line portion and apply a second voltage to the second word line portion to concurrently read the first group of the non-volatile memory cells and the second group of the non-volatile memory cells. The first group of the non-volatile memory cells and the second group of the non-volatile memory cells each store less than a page of data.Type: GrantFiled: October 25, 2021Date of Patent: March 19, 2024Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Arka Ganguly, Ohwon Kwon
-
Patent number: 11894045Abstract: An example apparatus includes a processing in memory (PIM) capable device having an array of memory cells and sensing circuitry coupled to the array. The PIM capable includes a row address strobe (RAS) component selectably coupled to the array. The RAS component is configured to select, retrieve a data value from, and input a data value to a specific row in the array. The PIM capable device also includes a RAS manager selectably coupled to the RAS component. The RAS manager is configured to coordinate timing of a sequence of compute sub-operations performed using the RAS component. The apparatus also includes a source external to the PIM capable device. The RAS manager is configured to receive instructions from the source to control timing of performance of a compute operation using the sensing circuitry.Type: GrantFiled: March 14, 2022Date of Patent: February 6, 2024Inventors: Perry V. Lea, Timothy P. Finkbeiner
-
Patent number: 11888691Abstract: A network device implements a foldable ingress buffer for buffering data units as they are being received. The buffer is organized into a grid of memory banks, having different columns and rows. A Transport Data Unit (“TDU”) is stored interleaved across entries in multiple banks. As each portion of a TDU is received, the portion is written to a different bank of the buffer. In each column of the buffer, a full-sized TDU has portions in a number of rows equal to the number of folds in the buffer. The sum of the bank widths for each row thus needs be no larger than half the maximum TDU size, which further means that the number of columns in the grid of banks may be reduced by at least half compared to non-folded approaches, with little increase in the number of rows, if any, depending on blocking and reading requirements.Type: GrantFiled: July 20, 2020Date of Patent: January 30, 2024Assignee: Innovium, Inc.Inventor: Ajit Kumar Jain
-
Patent number: 11888710Abstract: Technologies for managing cache quality of service (QoS) include a compute node that includes a network interface controller (NIC) configured to identify a total amount of available shared cache ways of a last level cache (LLC) of the compute node and identify a destination address for each of a plurality of virtual machines (VMs) managed by the compute node. The NIC is further configured to calculate a recommended amount of cache ways for each workload type associated with VMs based on network traffic to be received by the NIC and processed by each of the VMs, wherein the recommended amount of cache ways includes a recommended amount of hardware I/O LLC cache ways and a recommended amount of isolated LLC cache ways usable to update a cache QoS register that includes the recommended amount of cache ways for each workload type. Other embodiments are described herein.Type: GrantFiled: September 25, 2018Date of Patent: January 30, 2024Assignee: Intel CorporationInventors: Iosif Gasparakis, Malini Bhandaru, Ranganath Sunku
-
Patent number: 11888680Abstract: A computing device may receive, from a collector device, a request to subscribe, in a target-defined mode, to network telemetry data regarding a network element associated with the computing device. The computing device may, in response to receiving the request, provision a network telemetry sensor to operate in a working mode to collect the network telemetry data regarding the network element. The collector device may send, to the collector device, the network telemetry data collected by the network telemetry sensor, wherein the network telemetry data indicates the working mode of the network telemetry sensor.Type: GrantFiled: April 29, 2022Date of Patent: January 30, 2024Assignee: Juniper Networks, Inc.Inventor: Yanqing Liu
-
Patent number: 11880580Abstract: A virtual volume (vVol) is non-disruptively migrated from a first data storage appliance (DSS) to a second DSS. In a synchronizing phase, data is copied from a source vVol to a destination vVol which is not mapped and to which a host computer has no path. Upon completion of synchronization, (1) a mapping is created to the destination vVol for the host and signaled to the host by sending a notification having an associated log page, (2) it is determined whether the host has retrieved the log page, (3) in response the host retrieving the log page, a cutover is performed making the destination vVol accessible to the host and the source vVol inaccessible to the host, and (4) in response to the host not retrieving the log page, the cutover is not performed, leaving the destination vVol inaccessible to the host computer (migration may be aborted or retried).Type: GrantFiled: July 15, 2022Date of Patent: January 23, 2024Assignee: Dell Products L.P.Inventors: Marina Shem Tov, Sathya Krishna Murthy, Furong Cui
-
Patent number: 11876726Abstract: Cut-through frame transfer or store-and-forward frame transfer of a frame in an network switch is disclosed. A frame is received from an input port of the switch. A time period in a cycle time when the frame is received and a stream identification of the frame is determined. One of the cut-through frame transfer and the store-and-forward frame transfer of the frame is performed based on the time period in the cycle time when the frame was received and the stream identification.Type: GrantFiled: March 7, 2022Date of Patent: January 16, 2024Assignee: NXP B.V.Inventors: Bernard Francois St-Denis, Sathish Vallipuram
-
Patent number: 11875874Abstract: A memory structure having 2m read ports allowing for concurrent access to n data entries can be constructed using three memory structures each having 2m-1 read ports. The three memory structures include two structures providing access to half of the n data entries, and a difference structure providing access to difference data between the halves of the n data entries. Each pair of the 2m ports is connected to a respective port of each of the 2m-1-port data structures, such that each port of the part can access data entries of a first half of the n data entries either by accessing the structure storing that half directly, or by accessing both the difference structure and the structure containing the second half to reconstruct the data entries of the first half, thus allowing for a pair of ports to concurrently access any of the stored data entries in parallel.Type: GrantFiled: August 9, 2021Date of Patent: January 16, 2024Assignee: Groq, Inc.Inventors: Jonathan Alexander Ross, Gregory M. Thorson
-
Patent number: 11841764Abstract: In an embodiment, a method includes: receiving, via control lines of a parallel interface of a memory device, a first command and a first read command including one or more bits indicative of a first selection that causes a selector circuit to select data from a data memory portion of the memory device; providing, via data lines of the parallel interface, first data from the data memory portion using the selector circuit, where the provided first data is associated with the first read command; receiving, via the control lines, a second command and a second read command including one or more bits indicative of a second selection that causes the selector circuit to select data from an ECC memory portion; and providing, via the data lines, first ECC values from the ECC memory portion using the selector circuit, where the first ECC values are associated with the first data.Type: GrantFiled: March 18, 2022Date of Patent: December 12, 2023Assignee: Infineon Technologies LLCInventors: Yuichi Ise, Clifford Zitlaw, Nobuaki Hata
-
Patent number: 11841833Abstract: A method includes executing, by a computing device, a reorganization command within an environment; monitoring, by the computing device, unprocessed replication transactions within the environment; determining, by the computing device, whether the unprocessed replication transactions exceed a threshold; and pausing, by the computing device, the executing the reorganization command in response to determining the unprocessed replication transactions exceed the threshold.Type: GrantFiled: January 19, 2022Date of Patent: December 12, 2023Assignee: KYNDRYL, INC.Inventor: James D. Powell
-
Patent number: 11836333Abstract: A method of rendering an interface of an object-oriented environment is described. The method includes operations of allocating a buffer in memory for storing interface image data. The buffer provides a data structure defining a quantised image space for visible object image data. The method includes generating a set of multiple objects within the environment. Each object is associated with a layer representing the depth of the object within the environment. The layer is one of an ordered set of layers ranging from a foreground layer to a background layer. The method further includes maintaining the set of objects, in response to receiving a user input. The method includes iteratively updating the buffer to create image data, by incrementally selecting each one of the multiple layers in turn, as the current layer, from the set of layers. The method includes outputting the buffer containing interface image data.Type: GrantFiled: April 18, 2022Date of Patent: December 5, 2023Assignee: M & M Info-Tech LimitedInventors: Mukesh Arvindbhai Adhvaryu, Manan Adhvaryu, Martin George Cradley Balchin
-
Patent number: 11755255Abstract: A memory device includes a plurality of memories, a plurality of access units, and a controller configured to control data from an access unit according to an operation cycle of another access unit whose form factor is different from that of the access unit. A resistor can be shared by the plurality of memories for impedance matching, which can shorten calibration time.Type: GrantFiled: June 1, 2020Date of Patent: September 12, 2023Assignee: SK hynix Inc.Inventors: Won Ha Choi, Oung Sic Cho, Jong Hoon Oh
-
Patent number: 11755827Abstract: Systems, methods, and computer-readable media for deconstructing an integrated web of structural components and data are disclosed. The systems and methods may involve maintaining the integrated web of the structural components and the data, wherein the structural components include customized tables for maintaining the data, automations for acting on the data in the customized tables, and dashboards for visualizing the data; receiving instructions to alter elements of at least some of the structural components; updating the integrated web to comport with the instructions; receiving a command to generate a copy of the structural components of the integrated web without the data; and in response to the command, outputting the copy of the structural components in a template format that permits the copy to be adopted for secondary use.Type: GrantFiled: April 29, 2021Date of Patent: September 12, 2023Assignee: Monday.com LTD.Inventors: Tal Haramati, Ben Rosenfeld, Vlad Mystetskyi
-
Patent number: 11695824Abstract: Presented herein are techniques to provide an endpoint in a multi-site Software-defined network (SDN) fabric with an Internet access route that is optimal for the specific site in which the endpoint is located. In particular, a control plane node in a first site of a multi-site SDN fabric registers a border node in the first site as a Default Egress Tunnel Router (ETR) for Internet access or unknown endpoint identifier (EID) of the first site. The first site includes at least one endpoint. The control plane node receives a request for Internet access for the at least one endpoint and provides a dynamically-selected Internet access route via a same or different virtual instance (e.g., Virtual Routing and Forwarding (VRF) function(s), Virtual Private Network(s) (VPNs), Virtual Networks (VNs), etc.) for Internet traffic sent by the at least one endpoint.Type: GrantFiled: August 9, 2021Date of Patent: July 4, 2023Assignee: CISCO TECHNOLOGY, INC.Inventors: Prakash Jain, Sanjay Kumar Hooda, Satish Kumar Kondalam
-
Patent number: 11693813Abstract: A link controller includes a Peripheral Component Interconnect Express (PCIe) physical layer circuit for coupling to a communication link and providing a data path over the communication link, a first data link layer controller which operates according to a PCIe protocol, and a second data link layer controller which operates according to a Gen-Z protocol. A multiplexer-demultiplexer selectively connects both data link layer controllers to the PCIe physical layer circuit. A protocol translation circuit is coupled between the multiplexer-demultiplexer and the second data link layer controller, the protocol translation circuit receiving traffic data from the second data link layer controller in a Gen-Z format, encapsulating the Gen-Z format in a PCIe format, and passing traffic data to the multiplexer-demultiplexer circuit.Type: GrantFiled: May 30, 2019Date of Patent: July 4, 2023Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Gordon Caruk, Maurice B. Steinman, Gerald R. Talbot, Joseph D. Macri
-
Patent number: 11688477Abstract: Methods, systems, and devices for spare substitution in a memory system are described. Aspects include a memory device identifying a rotation index that indicates a first assignment of logical channel to physical channels for code words stored in a memory medium. The memory device may use a pointer to indicate one or more code word addresses that are to be rotated and update a value of the pointer associated with a range for the rotation index based on a condition being satisfied. The memory device may rotate a first code word according to a first assignment of the rotation index, where the rotating may occur at an address of the memory medium corresponding to the updated value of the pointer. Additionally, the memory device may execute access operations on the memory medium that include multiplexing multiple logical channels to multiple physical channels based on the rotation index and the pointer.Type: GrantFiled: October 15, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventor: Joseph T. Pawlowski
-
Patent number: 11625493Abstract: In an example, a method comprises, by logic circuitry associated with a replaceable print apparatus component, responding to a first validation request sent via an I2C bus to a first address associated with the logic circuitry with a first validation response; and responding to a second validation request sent via the I2C bus to a second address associated with the logic circuitry with a second validation response.Type: GrantFiled: January 5, 2022Date of Patent: April 11, 2023Assignee: Hewlett-Packard Development Company, L.P.Inventors: James Michael Gardner, Scott A. Linn, Stephen D. Panshin, Jefferson P. Ward, David Owen Roethig
-
Patent number: 11593117Abstract: Various aspects disclosed herein relate to combining instructions to load data from or store data in memory while processing instructions in a computer processor. More particularly, at least one pattern of multiple memory access instructions that reference a common base register and do not fully utilize an available bus width may be identified in a processor pipeline. In response to determining that the multiple memory access instructions target adjacent memory or non-contiguous memory that can fit on a single cache line, the multiple memory access instructions may be replaced within the processor pipeline with one equivalent memory access instruction that utilizes more of the available bus width than either of the replaced memory access instructions.Type: GrantFiled: June 29, 2018Date of Patent: February 28, 2023Assignee: Qualcomm IncorporatedInventors: Harsh Thakker, Thomas Philip Speier, Rodney Wayne Smith, Kevin Jaget, James Norris Dieffenderfer, Michael Morrow, Pritha Ghoshal, Yusuf Cagatay Tekmen, Brian Stempel, Sang Hoon Lee, Manish Garg
-
Patent number: 11550716Abstract: Techniques are disclosed relating to an I/O agent circuit of a computer system. The I/O agent circuit may receive, from a peripheral component, a set of transaction requests to perform a set of read transactions that are directed to one or more of a plurality of cache lines. The I/O agent circuit may issue, to a first memory controller circuit configured to manage access to a first one of the plurality of cache lines, a request for exclusive read ownership of the first cache line such that data of the first cache line is not cached outside of the memory and the I/O agent circuit in a valid state. The I/O agent circuit may receive exclusive read ownership of the first cache line, including receiving the data of the first cache line. The I/O agent circuit may then perform the set of read transactions with respect to the data.Type: GrantFiled: January 14, 2022Date of Patent: January 10, 2023Assignee: Apple Inc.Inventors: Gaurav Garg, Sagi Lahav, Lital Levy-Rubin, Gerard Williams, III, Samer Nassar, Per H. Hammarlund, Harshavardhan Kaushikkar, Srinivasa Rangan Sridharan, Jeff Gonion, James Vash
-
Patent number: 11531590Abstract: A method of error management includes, in response to a read request for first data from a first storage device of a plurality of storage devices under one or more common data protection schemes, receiving a read uncorrectable indication regarding the first data, obtaining uncorrected data and metadata of an LBA associated with the first data, and obtaining the same LBA from one or more other storage devices of the plurality. The method further includes comparing the uncorrected data with the data and metadata from the other storage devices, speculatively modifying the uncorrected data based, at least in part, on the other data to create a set of reconstructed first data codewords, and, in response to a determination that one of the reconstructed first data codewords has recovered the first data, issuing a write_raw command to rewrite the modified data and associated metadata to the first storage device.Type: GrantFiled: January 9, 2020Date of Patent: December 20, 2022Assignee: Western Digital Technologies, Inc.Inventors: Daniel Lee Helmick, Cory James Peterson, Jay Sarkar
-
Patent number: 11513852Abstract: A data transferring apparatus and a method for transferring data with overlap are provided. The data transferring apparatus includes a command splitter circuit and a plurality of tile processing circuits. The command splitter circuit splits a block level transfer command into a plurality of tile transfer tasks. The command splitter circuit may issue the tile transfer tasks to the tile processing circuits in a plurality of batches. The tile processing circuits may execute the tile transfer tasks in a current batch, so as to read data of a plurality of corresponding tiles among a plurality of source tiles of a source block to the tile processing circuits. After all the tile transfer tasks in the current batch have been executed by the tile processing circuits, the command splitter circuit issues the tile transfer tasks in a next batch of the batches to the tile processing circuits.Type: GrantFiled: May 15, 2020Date of Patent: November 29, 2022Assignee: GlenFly Technology Co., Ltd.Inventors: Heng Que, Yuanfeng Wang, Deming Gu, Fengxia Wu
-
Patent number: 11513405Abstract: A display device capable of improving image quality is provided. A display device includes a plurality of pixel blocks in a display region. The pixel blocks each include a first circuit and a plurality of second circuits. The first circuit has a function of adding a plurality of pieces of data supplied from a source driver. The second circuit includes a display element and has a function of performing display in accordance with the added data. One pixel has a configuration including one second circuit and an component of the first circuit that is shared. When the first circuit is shared by a plurality of pixels, the aperture ratio can be increased.Type: GrantFiled: April 19, 2019Date of Patent: November 29, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Susumu Kawashima, Naoto Kusumoto
-
Patent number: 11487910Abstract: A terminal includes a security subsystem, a baseband processor, and a first bidirectional bus coupled between the security subsystem and the baseband processor. The security subsystem is configured to manage at least one of data related to a user identity and data related to network security in wireless communication, and exchange the data with the baseband processor by using the first bidirectional bus. The baseband processor is configured to exchange the data with the security subsystem by using the first bidirectional bus, and implement wireless communication by using the data. The security subsystem and the baseband processor are in the same hierarchy. The security subsystem may proactively perform data transmission by using the first bidirectional bus.Type: GrantFiled: May 22, 2020Date of Patent: November 1, 2022Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Li Zhu, Zhufeng Tan
-
Patent number: 11461054Abstract: Providing concurrent access to a tape volume of a tape emulation unit includes a first process generating a first attachment request to attach to the tape emulation unit, generating a first unique id corresponding to the first attachment request, a second process generating a second attachment request, different from the first attachment request, to attach to the tape emulation unit, generating a second unique id corresponding to the second attachment request, and allowing the first process to access a tape volume on the tape emulation unit using the first unique id while the second process concurrently accesses the tape volume on the tape emulation unit using the second unique id. The first process may access the tape volume for writing data to the tape volume. Only one of the processes may access the tape volume for writing data to the tape volume.Type: GrantFiled: April 23, 2019Date of Patent: October 4, 2022Assignee: EMC IP Holding Company LLCInventors: Douglas E. LeCrone, Paul A. Linstead, Larry W. McLoskey
-
Patent number: 11449441Abstract: A memory device that includes a first port and a second port. The first port includes a first clock input, at least one first command address input, and at least one data input or output configured to transfer data in relation to the memory device. The second port includes a second clock input and at least one command, address, and data input/output (I/O) configured to receive command and address information from, and to transfer data in relation to the memory device. The memory device also includes a plurality of memory banks, in which two different memory banks may be accessed respectively by the first and the second ports concurrently. Other embodiments of the memory device and related methods and systems are also disclosed.Type: GrantFiled: May 21, 2021Date of Patent: September 20, 2022Assignee: Cypress Semiconductor CorporationInventors: Yoram Betser, Cliff Zitlaw, Stephan Rosner, Kobi Danon, Amir Rochman
-
Patent number: 11430080Abstract: A method of executing an early-Z draw call in a graphics processing pipeline may include detecting a late-Z draw call in the pipeline, determining a compatibility of a depth comparison function of the early-Z draw call with a depth comparison function of the late-Z draw call, and speculatively executing a fragment of the early-Z draw call with a shader. The method may further include determining that the fragment of the early-Z draw call passes the depth comparison function of the early-Z draw call, and updating a depth buffer with a depth value for the fragment of the early-Z draw call. The method may further include determining that the fragment of the early-Z draw call provides a correct result, and forwarding the speculative shader result for the fragment to a next stage of the pipeline.Type: GrantFiled: July 16, 2020Date of Patent: August 30, 2022Inventors: Veynu Narasiman, David Tannenbaum, Keshavan Varadarajan
-
Patent number: 11347396Abstract: A clock mode configuration circuit for a memory device is described. A memory system includes any number of memory devices serially connected to each other, where each memory device receives a clock signal. The clock signal can be provided either in parallel to all the memory devices or serially from memory device to memory device through a common clock input. The clock mode configuration circuit in each memory device is set to a parallel mode for receiving the parallel clock signal, and to a serial mode for receiving a source synchronous clock signal from a prior memory device. Depending on the set operating mode, the data input circuits will be configured for the corresponding data signal format, and the corresponding clock input circuits will be either enabled or disabled. The parallel mode and the serial mode is set by sensing a voltage level of a reference voltage provided to each memory device.Type: GrantFiled: November 17, 2020Date of Patent: May 31, 2022Assignee: Mosaid Technologies IncorporatedInventors: Peter B. Gillingham, Graham Allan
-
Patent number: 11301153Abstract: A method and device for out-of-order cryptographic processing to eliminate or ameliorate data dependency stalls, in the cryptographic pipeline of a data storage device, resulting from the application of cipher text stealing. A cryptographic processing pipeline performs the steps of: a) cryptographically process a penultimate data block, to produce a penultimate processed data block, and store a portion of the penultimate processed data block in the memory store; b) cryptographically process at least one leading data block, to produce at least one processed leading data block; and c) cryptographically process a concatenation of a last data block and the portion of the penultimate processed data block, to produce a last processed data block, wherein the cryptographic processing pipeline starts to perform step b) before completing step a).Type: GrantFiled: June 12, 2020Date of Patent: April 12, 2022Assignee: Western Digital Technologies, Inc.Inventors: Amir Segev, Yuval Yoskovits, Shay Benisty
-
Patent number: 11221967Abstract: A system and method for addressing split modes of persistent memory are described herein. The system includes a non-volatile memory comprising regions of memory, each region comprising a range of memory address spaces. The system also includes a memory controller (MC) to control access to the non-volatile memory. The system further includes a device to track a mode of each region of memory and to define the mode of each region of memory. The mode is a functional use model.Type: GrantFiled: March 28, 2013Date of Patent: January 11, 2022Assignee: Hewlett Packard Enterprise Development LPInventors: Gregg B. Lesartre, Blaine D. Gaither, Dale C. Morris, Carey Huscroft, Russ W. Herrell
-
Patent number: 11195072Abstract: A method for streaming sensor data from a set of radio-frequency identification (RFID) tags includes determining an initial communication approach to be performed with respect to each RFID tag. The method also includes managing access to the RFID tag by refining the initial communication approach based on records of successes and failures of the initial communication approach. A radio-frequency identification (RFID) system is also disclosed, the system comprising one or more processors and a memory system comprising one or more non-transitory computer-readable media storing instructions that, when executed by at least one of the one or more processors, causes the system to perform operations for streaming sensor data from one or more RFID tags to one or more RFID readers.Type: GrantFiled: February 27, 2019Date of Patent: December 7, 2021Assignee: United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Raymond S Wagner, David S Hafermalz, Patrick W. Fink, Chad Zalkin, Ray Seegmiller
-
Patent number: 11184293Abstract: Disclosed herein are system, method, and computer program product embodiments for efficiently maintaining a distributed processing of data between a source and sink. An embodiment operates by maintaining a scheduler in communication with the source and the sink, wherein the source and the sink communicate over a network. The scheduler identifies an utilization of a resource unit of the source, the sink and/or the network meeting or exceeding a predetermined threshold. After identifying that the utilization of the resource unit of the source, the sink and/or the network meets or exceeds a predetermined threshold, the scheduler triggers an operator of the source and/or the sink. The operator modifies a processing of data by the at least one of the source and the sink.Type: GrantFiled: December 13, 2019Date of Patent: November 23, 2021Assignee: SAP SEInventor: Dongqing Hu
-
Patent number: 11158393Abstract: Methods, systems, and devices for spare substitution in a memory system are described. Aspects include a memory device identifying a rotation index that indicates a first assignment of logical channel to physical channels for code words stored in a memory medium. The memory device may use a pointer to indicate one or more code word addresses that are to be rotated and update a value of the pointer associated with a range for the rotation index based on a condition being satisfied. The memory device may rotate a first code word according to a first assignment of the rotation index, where the rotating may occur at an address of the memory medium corresponding to the updated value of the pointer. Additionally, the memory device may execute access operations on the memory medium that include multiplexing multiple logical channels to multiple physical channels based on the rotation index and the pointer.Type: GrantFiled: October 8, 2020Date of Patent: October 26, 2021Assignee: Micron Technology, Inc.Inventor: Joseph T. Pawlowski
-
Patent number: 11144497Abstract: A methodology for populating an instruction word for simultaneous execution of instruction operations by a plurality of ALUs in a data path is provided. The methodology includes: creating a dependency graph of instruction nodes, each instruction node including at least one instruction operation; first selecting a first available instruction node from the dependency graph; first assigning the selected first available instruction node to the instruction word; second selecting any available dependent instruction nodes that are dependent upon a result of the selected first available instruction node and do not violate any predetermined rule; second assigning to the instruction word the selected any available dependent instruction nodes; and updating the dependency graph to remove any instruction nodes assigned during the first and second assigning from further consideration for assignment.Type: GrantFiled: August 14, 2019Date of Patent: October 12, 2021Inventor: Radoslav Danilak
-
Patent number: 11079983Abstract: An information processing apparatus connected to a device to which an IP address is not set is provided. The apparatus acquires device information that includes unique information of the device, decides a free port number and decide an address, which includes the decided port number, as an access destination for acquiring data from the device, shares the address with an access source, and notifies the unique information and the port number, wherein, when the access source accesses the shared address, the access is detected based on the port number and data is requested from the device corresponding to the unique information, and when the data is received from the device, the data is transmitted to the access source.Type: GrantFiled: September 6, 2019Date of Patent: August 3, 2021Assignee: Canon Kabushiki KaishaInventor: Hiroaki Morimoto
-
Patent number: 11036648Abstract: Disclosed embodiments include a data processing apparatus having a processing core, a memory, and a streaming engine. The streaming engine is configured to receive a plurality of data elements stored in the memory and to provide the plurality of data elements as a data stream to the processing core, and includes an address generator to generate addresses corresponding to locations in the memory, a buffer to store the data elements received from the locations in the memory corresponding to the generated addresses, and an output to supply the data elements received from the memory to the processing core as the data stream.Type: GrantFiled: December 20, 2018Date of Patent: June 15, 2021Assignee: Texas Instruments IncorporatedInventors: Timothy D. Anderson, Joseph Zbiciak, Duc Quang Bui, Abhijeet Chachad, Kai Chirca, Naveen Bhoria, Matthew D. Pierson, Daniel Wu, Ramakrishnan Venkatasubramanian
-
Patent number: 10998061Abstract: The present disclosure discloses a memory access interface device. A clock generation circuit generates a command reference clock signal. Each of the access signal transmission circuits adjusts a phase and a duty cycle of one of access signals from a memory access controller according to the command reference clock signal to generate one of output access signal including an output external read enable signal to activate a memory device and an output internal read enable signal. The data reading circuit samples a data signal from the activated memory device according to a sampling signal to generate and transmit a read data signal to the memory access controller. The multiplexer generates the sampling signal according to the output internal read enable signal under a SDR mode and generates the sampling signal according to a data strobe signal from the activated memory device under a DDR mode.Type: GrantFiled: May 15, 2020Date of Patent: May 4, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Fu-Chin Tsai, Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou
-
Patent number: 10939082Abstract: The present disclosure provides a processor, a display driving circuit, and an electronic device. The processor includes: a memory being divided into a first part that stores correction data for correcting an image signal, a second part that stores data of an image signal to be displayed, and a third part that stores data of an application to be executed; and an output port configured to transmit the data of the image signal and the correction data stored in the memory to an external display driving circuit, separately.Type: GrantFiled: January 9, 2018Date of Patent: March 2, 2021Assignees: BOE TECHNOLOGY GROUP CO., LTD., CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Taehyun Kim, Shanfu Jiang
-
Patent number: 10922088Abstract: Detailed herein are systems, apparatuses, and methods for a computer architecture with instruction set support to mitigate against page fault- and/or cache-based side-channel attacks. In an embodiment, an apparatus includes a decoder to decode a first instruction, the first instruction having a first field for a first opcode that indicates that execution circuitry is to set a first flag in a first register that indicates a mode of operation that redirects program flow to an exception handler upon the occurrence of an event. The apparatus further includes execution circuitry to execute the decoded first instruction to set the first flag in the first register that indicates the mode of operation and to store an address of an exception handler in a second register.Type: GrantFiled: June 29, 2018Date of Patent: February 16, 2021Assignee: Intel CorporationInventors: Fangfei Liu, Bin Xing, Michael Steiner, Mona Vij, Carlos Rozas, Francis McKeen, Meltem Ozsoy, Matthew Fernandez, Krystof Zmudzinski, Mark Shanahan
-
Patent number: 10915451Abstract: A high bandwidth memory system. In some embodiments, the system includes: a memory stack having a plurality of memory dies and eight 128-bit channels; and a logic die, the memory dies being stacked on, and connected to, the logic die; wherein the logic die may be configured to operate a first channel of the 128-bit channels in: a first mode, in which a first 64 bits operate in pseudo-channel mode, and a second 64 bits operate as two 32-bit fine-grain channels, or a second mode, in which the first 64 bits operate as two 32-bit fine-grain channels, and the second 64 bits operate as two 32-bit fine-grain channels.Type: GrantFiled: June 12, 2019Date of Patent: February 9, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Krishna T. Malladi, Mu-Tien Chang, Dimin Niu, Hongzhong Zheng
-
Patent number: 10884939Abstract: A computer system comprises memory to store computer-executable instructions. The computer system may, as a result of execution of the instructions by one or more processors, cause the system to load a first subset of a set of data elements into a first cache, load a second subset of the set of data elements into a second cache, and as a result of elements of the first subset being processed, issue commands to place elements of the second subset into the first cache to enable processing the second subset to be processed from the first cache.Type: GrantFiled: June 22, 2018Date of Patent: January 5, 2021Assignee: Amazon Technologies, Inc.Inventors: Orestis Polychroniou, Naresh Kishin Chainani, Ippokratis Pandis
-
Patent number: 10877760Abstract: A method for a plurality of pipelines, each having a processing element having first and second inputs and first and second lines, wherein at least one of the pipelines includes first and second logic operable to select a respective line so that data is received at the first and second inputs respectively. A first mode is selected and for the at least one pipeline, the first and second lines of that pipeline are selected such that the processing element of that pipeline receives data via the first and second lines of that pipeline, the first line being capable of supplying data that is different to the second line. A second mode is selected and for the at least one pipeline a line of another pipeline is selected, the second line of the at least one pipeline is selected and the same data at the second line is supplied as the first line.Type: GrantFiled: January 16, 2018Date of Patent: December 29, 2020Assignee: Imagination Technologies LimitedInventors: Simon Nield, Thomas Rose
-
Patent number: 10853725Abstract: A system including one or more computers and one or more storage devices storing instructions that when executed by the one or more computers cause the one or more computers to implement a memory and memory-based neural network is described. The memory is configured to store a respective memory vector at each of a plurality of memory locations in the memory. The memory-based neural network is configured to: at each of a plurality of time steps: receive an input; determine an update to the memory, wherein determining the update comprising applying an attention mechanism over the memory vectors in the memory and the received input; update the memory using the determined update to the memory; and generate an output for the current time step using the updated memory.Type: GrantFiled: May 17, 2019Date of Patent: December 1, 2020Assignee: DeepMind Technologies LimitedInventors: Mike Chrzanowski, Jack William Rae, Ryan Faulkner, Theophane Guillaume Weber, David Nunes Raposo, Adam Anthony Santoro
-
Patent number: 10825535Abstract: Methods, systems, and devices for spare substitution in a memory system are described. memory device identifying a rotation index that indicates a first assignment of logical channel to physical channels for code words stored in a memory medium. The memory device may use a pointer to indicate one or more code word addresses that are to be rotated and update a value of the pointer associated with a range for the rotation index based on a condition being satisfied. The memory device may rotate a first code word according to a first assignment of the rotation index, where the rotating may occur at an address of the memory medium corresponding to the updated value of the pointer. Additionally, the memory device may execute access operations on the memory medium that include multiplexing multiple logical channels to multiple physical channels based on the rotation index and the pointer.Type: GrantFiled: August 28, 2019Date of Patent: November 3, 2020Assignee: Micron Technology, Inc.Inventor: Joseph T. Pawlowski
-
Patent number: 10790012Abstract: Memory devices and systems in which array data lines of a local data bus are shared between two or more memory bank groups in a memory array. In one embodiment, a memory device is provided, comprising a memory array, I/O gating circuitry, and a local data bus. The local data bus can include a plurality of array data lines shared between two or more memory bank groups of the memory array. The local data bus can electrically couple and transfer data between the two or more memory bank groups and the I/O gating circuitry. In some embodiments, one or more data latches can be electrically coupled to the local data bus to (i) transfer data off the local data bus to free the plurality of data lines for subsequent data transfers and/or (ii) match varying data propagation timings on the local data with column generations of the memory bank groups.Type: GrantFiled: June 5, 2019Date of Patent: September 29, 2020Assignee: Micron Technology, Inc.Inventors: Michael V. Ho, Byung S. Moon
-
Patent number: 10761744Abstract: Provided are techniques for synchronously performing commit records operations. A local copy of a commit records message is built for a Non-Volatile Storage (NVS) track, with a valid indicator set to indicate that this commit records message is valid and has not been processed yet. A Direct Memory Access (DMA) chain is executed to transfer customer data from a host to real segments and alternate segments of a track buffer and to transfer the local copy of the commit records message to a mail message structure of a mail message array. At DMA completion, an NVS manager is synchronously called to perform a commit records operation with the commit records message in the mail message structure. In response to the commit records operation completing, there is an indication that a new write DMA is allowed to proceed for the NVS track.Type: GrantFiled: September 5, 2017Date of Patent: September 1, 2020Assignee: International Business Machines CorporationInventors: Kevin J. Ash, Lokesh M. Gupta, Matthew J. Kalos, Beth A. Peterson, Louis A. Rasor
-
Patent number: 10754651Abstract: Embodiments are generally directed to register bank conflict reduction for multi-threaded processor execution units. An embodiment of an apparatus includes a processor including one or more execution units (EUs), at least a first execution unit (EU) to process a plurality of threads, the first EU including a register file including multiple register banks with each register bank including multiple registers, and one or more read multiplexers to read registers from the register file, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict. Registers for each thread for the first EU are distributed across the registers banks within the register file such that a first register for a first thread of the plurality of threads and a following second register for the first thread are located in different register banks within the register file.Type: GrantFiled: June 29, 2018Date of Patent: August 25, 2020Assignee: INTEL CORPORATIONInventors: Chandra Gurram, Subramaniam Maiyuran, Buqi Cheng, Ashutosh Garg, Guei-Yuan Lueh, Wei-Yu Chen
-
Patent number: 10740280Abstract: Methods and apparatus for a low energy accelerator processor architecture with short parallel instruction word. An integrated circuit includes a system bus having a data width N, where N is a positive integer; a central processor unit coupled to the system bus and configured to execute instructions retrieved from a memory coupled to the system bus; and a low energy accelerator processor coupled to the system bus and configured to execute instruction words retrieved from a low energy accelerator code memory, the low energy accelerator processor having a plurality of execution units including a load store unit, a load coefficient unit, a multiply unit, and a butterfly/adder ALU unit, each of the execution units configured to perform operations responsive to op-codes decoded from the retrieved instruction words, wherein the width of the instruction words is equal to the data width N. Additional methods and apparatus are disclosed.Type: GrantFiled: September 25, 2017Date of Patent: August 11, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Srinivas Lingam, Seok-Jun Lee, Johann Zipperer, Manish Goel