In Block-addressed Memory (epo) Patents (Class 711/E12.007)
-
Publication number: 20110153997Abstract: Receiving an instruction indicating a source operand and a destination operand. Storing a result in the destination operand in response to the instruction. The result operand may have: (1) first range of bits having a first end explicitly specified by the instruction in which each bit is identical in value to a bit of the source operand in a corresponding position; and (2) second range of bits that all have a same value regardless of values of bits of the source operand in corresponding positions. Execution of instruction may complete without moving the first range of the result relative to the bits of identical value in the corresponding positions of the source operand, regardless of the location of the first range of bits in the result. Execution units to execute such instructions, computer systems having processors to execute such instructions, and machine-readable medium storing such an instruction are also disclosed.Type: ApplicationFiled: December 22, 2009Publication date: June 23, 2011Inventors: Maxim Loktyukhin, Eric W. Mahurin, Bret L. Toll, Martin G. Dixon, Sean P. Mirkes, David L. Kreitzer, El Moustapha Ould-Ahmed-Vall, Vinodh Gopal
-
Publication number: 20110154160Abstract: A controller coupled to a memory array includes an error correction coding (ECC) engine and an ECC enhancement compression module coupled to the ECC engine. The ECC enhancement compression module is configured to receive and compress control data to be provided to the ECC engine to be encoded. Compressed encoded control data generated at the ECC engine is stored as a codeword at the memory array.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Applicant: SANDISK CORPORATIONInventors: DAMIAN PABLO YURZOLA, RAJEEV NAGABHIRAVA, ARJUN KAPOOR, ITAI DROR
-
Publication number: 20110154157Abstract: In one embodiment, the present invention includes a method for generating a hybrid error correction code for a data block. The hybrid code, which may be a residual arithmetic-Hamming code, includes a first residue code based on the data block and a first parity code based on the data block and a Hamming matrix. Then the generated code along with the data block can be communicated through at least a portion of a datapath of a processor. Other embodiments are described and claimed.Type: ApplicationFiled: February 26, 2010Publication date: June 23, 2011Inventor: Helia Naeimi
-
Publication number: 20110134686Abstract: A semiconductor device includes a plurality of non-volatile memory cells connected between a plurality of word lines and a plurality of bit lines, respectively, and a sense amplifier block for sensing and amplifying a signal of a word line among the plurality of word lines.Type: ApplicationFiled: November 30, 2010Publication date: June 9, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han Gu Sohn, Dong Yang Lee
-
Publication number: 20110113181Abstract: There is provided a system and method for updating a basic input output system (BIOS). An exemplary method comprises obtaining a BIOS update package comprising a BIOS image update, a BIOS Signature, and a plurality of Public Key regions, wherein each Public Key region comprises a Public Key area and a signature area. The exemplary method also comprises updating a current Public Key with a new Public Key if the new Public Key is identified in one of the Public Key regions. The exemplary method additionally comprises validating the BIOS Signature using the current Public Key.Type: ApplicationFiled: November 6, 2009Publication date: May 12, 2011Inventors: Mark A. Piwonka, José A. Sancho-Dominguez
-
Publication number: 20110113305Abstract: Systems and methods for performing high-speed multi-channel forward error correction using external DDR SDRAM is provided. According to one exemplary aspect, an interleaver/deinterleaver performs both read and write accesses to the DDR SDRAM that are burst-oriented by hiding active and precharge cycles in order to achieve high data rate operations. The interleaver/deinterleaver accesses data in the DDR SDRAM as read blocks and write blocks. Each block includes two data sequences. Each data sequence further includes a predetermined number of data words to be interleaved/deinterleaved. The PRECHARGE and ACTIVE command for one data sequence is issued when a preceding data sequence is being processed. Data in one read/write data sequence has the same row address within the same bank of the DDR SDRAM.Type: ApplicationFiled: January 5, 2010Publication date: May 12, 2011Applicant: BroadLogic Network Technologies Inc.Inventors: Binfan Liu, Junyi Xu
-
Publication number: 20110107019Abstract: Systems and methodologies are described that facilitate ensuring contention and/or collision free memory within a turbo decoder. A Posteriori Probability (APP) Random Access Memory (RAM) can be segmented or partitioned into two or more files with an interleaving sub-group within each file. This enables parallel operation in a turbo decoder and allows a turbo decoder to access multiple files simultaneously without memory access contention.Type: ApplicationFiled: October 29, 2009Publication date: May 5, 2011Applicant: QUALCOMM INCORPORATEDInventors: Hanfang Pan, Yongbin Wei
-
Publication number: 20110107072Abstract: A method for self-diagnosing a system management interrupt (SMI) handler is provided. A first time value is obtained from an advanced configuration and power interface (ACPI) timer at a time of executing the SMI handler. And a source path of a SMI is obtained. Then, a second time value is obtained from the ACPI timer at a time of finishing the SMI handler. An execution time is obtained according to the first time and the second time. If the execution time is greater than or equal to a time-out value, related information of the SMI is recorded.Type: ApplicationFiled: April 23, 2010Publication date: May 5, 2011Applicant: INVENTEC CORPORATIONInventors: Ying-Chih Lu, Po-Chin Yang
-
Patent number: 7937528Abstract: Aspects of the innovations herein are consistent with a storage system for storing variable sized objects. The storage system may be a transaction-based system that uses variable sized objects to store data. The storage system may be implemented using arrays disks that are arranged in ranks. Each rank may include multiple stripes. Each stripe may be read and written as a convenient unit for maximum performance. A rank manager may be provided to dynamically configure the ranks to adjust for failed and added disks by selectively shortening and lengthening the stripes. The storage system may include a stripe space table that contains entries describing the amount of space used in each stripe. An object map may provide entries for each object in the storage system describing the location (e.g., rank, stripe and offset values), the length and version of the object.Type: GrantFiled: October 6, 2009Date of Patent: May 3, 2011Inventor: Robert E. Cousins
-
Patent number: 7930473Abstract: A technique enables application data stored on storage devices of a storage system to be accessible by a client as either a file or logical unit number (lun). The storage system is illustratively embodied as a multi-protocol storage appliance having a storage operating system that implements a file system. The file system logically organizes the application data as a virtual disk (vdisk) comprising a plurality of inodes including a prefix stream inode, a lun inode (storing the application data) and a suffix stream inode. The prefix and suffix stream inodes allow the vdisk to be shared over a block-based protocol or a file-based protocol by enabling apportionment of client operating system dependent storage device contents from application data contents of the vdisk.Type: GrantFiled: June 28, 2007Date of Patent: April 19, 2011Assignee: NetApp, Inc.Inventors: Vijayan Rajan, David Brittain Bolen
-
Publication number: 20110087834Abstract: A memory system and methods for memory manage are presented. The memory system includes a volatile memory electrically connected to a high-density memory; a memory controller that expects data to be written or read to or from the memory system at a bandwidth and a latency associated with the volatile memory; a directory within the volatile memory that associates a volatile memory address with data stored in the high-density memory; and redundant storage in the high-density memory that stores a copy of the association between the volatile memory address and the data stored in the high-density memory. The methods for memory management allow writing to and reading from the memory system using a first memory read/write interface (e.g. DRAM interface, etc.), though data is stored in a device of a different memory type (e.g. FLASH, etc.).Type: ApplicationFiled: October 8, 2009Publication date: April 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Robert B. Tremaine
-
Publication number: 20110087954Abstract: Methods and systems are disclosed for receiving and processing data analysis expressions. A particular method includes receiving a data analysis expression at a pivot table of a spreadsheet. The data analysis expression is executed for a particular cell of the pivot table by determining a context associated with the particular cell, calculating a value of the data analysis expression based on the context, and outputting the calculated value at the particular cell.Type: ApplicationFiled: October 9, 2009Publication date: April 14, 2011Applicant: Microsoft CorporationInventors: Howard J. Dickerman, Marius Dumitru, Akshai Mirchandani, Yutong (Jeffrey) Wang, Amir Netz, Paul J. Sanders
-
Patent number: 7925823Abstract: A mechanism is provided to reuse functional data buffers. With Extreme Data Rate (XDR™) Dynamic Random Access Memory (DRAM), test patterns are employed to dynamically calibrate data with the clock. To perform this task, data buffers are employed to store data and commands for the calibration patterns. However, there are different procedures and requirements for transmission and reception calibrations. Hence, to reduce the amount of hardware needed to perform transmission and reception calibrations, the data buffers employ additional front end circuitry to reuse the buffers for both tasks.Type: GrantFiled: October 19, 2007Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Mark David Bellows, Kent Harold Haselhorst, Paul Allen Ganfield, Tolga Ozguner
-
Publication number: 20110082970Abstract: A system for distributing available memory resource comprising at least two random access memory (RAM) elements and RAM routing logic. The RAM routing logic comprises configuration logic to dynamically distribute the available memory resource into a first memory area providing redundant memory storage and a second memory area providing non-redundant memory storage.Type: ApplicationFiled: June 20, 2008Publication date: April 7, 2011Inventors: Michael Rohleder, Gary Hay, Stephan Mueller, Manfred Thanner
-
Publication number: 20110066795Abstract: The present invention is directed to a stream context cache system, which primarily includes a cache and a mapping table. The cache stores plural stream contexts, and the mapping table stores associated stream context addresses in a system memory. Consequently, a host may, according to the content of the mapping table, directly retrieve the stream context that is pre-fetched and stored in the cache, rather than read the stream context from the system memory.Type: ApplicationFiled: July 1, 2010Publication date: March 17, 2011Applicant: VIA TECHNOLOGIES, INC.Inventors: XIU-LI GUO, JIIN LAI, ZHI-QIANG HUI, SHUANG-SHUANG QIN
-
Patent number: 7904688Abstract: The invention relates to methods and apparatus for offloading the workload from a computer system's CPU, memory and/or memory controller. Methods and apparatus for managing board memory on a FPGA board on behalf of applications executing in one or more FPGAs are disclosed.Type: GrantFiled: December 21, 2005Date of Patent: March 8, 2011Assignee: Trend Micro IncInventors: Kuo-Sheng Kuo, Kai-Chau Yang, Yen-Tsung Chia
-
Publication number: 20110035575Abstract: A multiprocessor system comprises first and second processors connected to a multi-port semiconductor memory device. The multi-port semiconductor memory device comprises a shared memory area and a plurality of mailbox areas used for inter-processor communication. The first and second processors use a single nonvolatile memory device for storing boot data and transmit information for booting via the shared memory area.Type: ApplicationFiled: May 17, 2010Publication date: February 10, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jin-Hyoung KWON
-
Publication number: 20110023041Abstract: A checking method for a process in an embedded electronic device includes the following steps. A name of an application is recorded to an application recorder. The application is executed by a system processor. An active application list is acquired from the system processor. An execute control may determine if the name of the recorded application in the application recorder exists in the active application list. If the name of the recorded application does not exist, the system processor may shut down at least one child process related to the application.Type: ApplicationFiled: November 4, 2009Publication date: January 27, 2011Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: TENG-YU TSAI
-
Patent number: 7873782Abstract: A filesystem-aware storage system locates and analyzes host filesystem data structures in order to determine storage usage of the host filesystem. To this end, the storage system might locate an operating system partition, parse the operating system partion to locate its data structures, and parse the operating system data structures to locate the host filesystem data structures. The storage system manages data storage based on the storage usage of the host file system. The storage system can use the storage usage information to identify storage areas that are no longer being used by the host filesystem and reclaim those areas for additional data storage capacity. Also, the storage system can identify the types of data stored by the host filesystem and manage data storage based on the data types, such as selecting a storage layout and/or an encoding scheme for the data based on the data type.Type: GrantFiled: May 3, 2007Date of Patent: January 18, 2011Assignee: Data Robotics, Inc.Inventors: Julian M. Terry, Neil A. Clarkson, Geoffrey S. Barrall
-
Patent number: 7870359Abstract: A method for managing computer memory, in accordance with the present invention, includes maintaining multiple sets of free blocks of memory wherein a free block is added to a set based on its size. In response to a request for a block of a request size, a set of blocks is searched for a free block which is at least as large as the request size but smaller than the request size plus a threshold. If such a block is found, the block is allocated in its entirety.Type: GrantFiled: October 18, 2007Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: James R. H. Challenger, Arun K. Iyengar
-
Publication number: 20100332795Abstract: A computer system includes a central processing unit, a random-access-memory interface, a random-access memory in which addresses are allocated in an address space of the random-access-memory interface and a reconfigurable arithmetic device whose arithmetic function is capable of being dynamically changed in accordance with configuration data. The reconfigurable arithmetic device includes input terminals, output terminals, a plurality of processor elements that perform individual arithmetic processes in synchronization with a clock, an inter-processor-element network which connects the input terminals and the output terminals to input ports and output ports of the plurality of processor elements, a random-access memory built into the reconfigurable arithmetic device and a control unit that sets the plurality of processor elements and the inter-processor-element network.Type: ApplicationFiled: June 7, 2010Publication date: December 30, 2010Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hiroshi FURUKAWA, Ichiro Kasama
-
Publication number: 20100332950Abstract: Subject matter disclosed herein relates to remapping memory devices.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Inventors: Gurkirat Billing, Stephen Bowers
-
Publication number: 20100332724Abstract: A removable non-volatile memory device durably stores a serial number or identifier, which is used to mark multimedia content legally stored on the removable non-volatile memory device. In order to retrieve the serial number, a host electronic system coupled to the removable non-volatile memory device sends a sequence of multiple file access commands to access a predefined target file stored on the removable non-volatile memory device. In accordance with the executed predefined sequence of multiple file access commands, a corresponding sequence of data access commands are received at the removable non-volatile memory device and are interpreted as a request by the host electronic device to read the serial number. The removable non-volatile memory device outputs the serial number in response to the sequence of data access commands.Type: ApplicationFiled: June 23, 2010Publication date: December 30, 2010Inventors: Robert D. Widergren, John L. Douglas, Eric R. Hamilton
-
Publication number: 20100332900Abstract: A data scrubbing apparatus corrects disturb data errors occurring in an array of memory cells such as SMT MRAM cells. The data scrubbing apparatus receives an error indication that an error has occurred during a read operation of a grouping of memory cells within the array of memory cells. The data scrubbing apparatus may generate an address describing the location of the memory cells to be scrubbed. The data scrubbing apparatus then commands the array of memory cells to write back the corrected data. Based on a scrub threshold value, the data scrubbing apparatus writes the corrected data back after a specific number of errors. The data scrubbing apparatus may further suspend writing back during a writing of data. The data scrubbing apparatus provides a busy indicator externally during a write back of corrected data.Type: ApplicationFiled: June 24, 2009Publication date: December 30, 2010Inventor: Hsu Kai Yang
-
Publication number: 20100315257Abstract: The present invention is directed to a portable data medium and method for transferring configuration data from an external computer to a sensor.Type: ApplicationFiled: November 20, 2008Publication date: December 16, 2010Applicant: PEPPERL + FUCHS GMBHInventors: Dennis Trebbels, Heiko Hoebel, Tobias Bergtholdt
-
Publication number: 20100313067Abstract: Memory devices and methods are described that include serially chained memory devices. In one or more of the configurations shown, a serial chain of memory devices includes a number of memory devices, and an error recovery device at an end of the chain. In one configuration shown, the serial chain of memory devices includes a chain of devices where each device is a stacked die memory device. Methods are described that show using the error recovery device in write operations and data recovery operations.Type: ApplicationFiled: June 5, 2009Publication date: December 9, 2010Inventor: David R Resnick
-
Publication number: 20100313061Abstract: A method provides exception handling for a computer system. As an error in the computer system's hardware is detected, an exception vector pertaining to the hardware error is determined, and execution flow is transferred to a dispatcher that corresponds/pertains to the exception vector. A specific instance of a plurality of instances of a main exception handler is selected, and the specific instance of the main exception handler is executed. The actual exception handler thus contains two distinct parts, a dispatcher, which is unique and preferably resides in a safe memory region, and a main exception handler, multiple copies of which reside in an unsafe memory region.Type: ApplicationFiled: May 25, 2010Publication date: December 9, 2010Applicant: IBM CORPORATIONInventors: Thomas Huth, Jan Kunigk, Joerg-Stephan Vogt
-
Publication number: 20100306457Abstract: A microcontroller has a random access memory, and a Controller Area Network (CAN) controller with a control unit receiving an assembled CAN message. The control unit generates a buffer descriptor table entry using the assembled CAN message and stores the buffer descriptor table entry in the random access memory, and the buffer descriptor table entry has at least a message identifier and load data from the CAN message and information of a following buffer descriptor table entry.Type: ApplicationFiled: May 7, 2010Publication date: December 2, 2010Inventors: Tim L. Wilson, Joseph W. Triece, Steven G. Dawson
-
Publication number: 20100293325Abstract: A system, comprising: a plurality of modules, each module comprising a plurality of integrated circuits devices coupled to a module bus and a channel interface that communicates with a memory controller, at least a first module having a portion of its total module address space composed of first type memory cells having a first maximum access speed, and at least a second module having a portion of its total module address space composed of second type memory cells having a second maximum access speed slower than the first access speed.Type: ApplicationFiled: June 18, 2010Publication date: November 18, 2010Applicant: Cypress Semiconductor CorporationInventor: Dinesh Maheshwari
-
Publication number: 20100274948Abstract: A cartridge preferably for use with a game console. The cartridge comprises a ROM, a non-volatile memory, a processor and a dispatcher. An application running on the console may communicate with the dispatcher using predefined addresses, which enables the dispatcher to access the ROM, the non-volatile memory, or the processor, as the case may be. The invention improves on the prior art copy protection as no generic copy method may be found if the addresses are changed from one cartridge to another. In addition, to copy the software, the processor must be emulated.Type: ApplicationFiled: December 12, 2008Publication date: October 28, 2010Applicant: THOMSON LICENSINGInventors: Eric Diehl, Marc Eluard, Nicolas Prigent
-
Publication number: 20100274959Abstract: A computing system is disclosed that includes a memory controller in a processor socket normally reserved for a processor. A plurality of non-volatile memory modules may be plugged into memory sockets normally reserved for DRAM memory modules. The non-volatile memory modules may be accessed using a data communication protocol to access the non-volatile memory modules. The memory controller controls read and write accesses to the non-volatile memory modules. The memory sockets are coupled to the processor socket by printed circuit board traces. The data communication protocol to access the non-volatile memory modules is communicated over the printed circuit board traces and through the sockets normally used to access DRAM type memory modules.Type: ApplicationFiled: July 8, 2010Publication date: October 28, 2010Inventors: Vijay Karamcheti, Kumar Ganapathy, Kenneth Alan Okin, Rajesh Parekh
-
Publication number: 20100275062Abstract: A generator generates tests to improve functional coverage. A functional coverage of a first set of tests is examined in respect to a functional coverage model. The functional coverage model is transformed to a combinatorial model. The coverage measurements are used to refine the combinatorial model. The combinatorial model is utilized to generate a second set of tests that have a different functional coverage than the first set of tests. The second set of tests is utilized to examine quality of a tested system.Type: ApplicationFiled: April 22, 2009Publication date: October 28, 2010Inventor: Shmuel Ur
-
Publication number: 20100250813Abstract: An industrial automation system for controlling the operating means of a technical process. The system includes fail-safe modules for interchanging process data with the operating means, i.e., actuating and measurement signals, stations having slots for modules, which slots are inter-connected by a backplane bus, a central processing unit at least for processing process signals from the technical process, and a field bus for transmitting data between the central processing unit and the stations. In accordance with the invention, the address relationship for the addressing of a fail-safe module by the central processing unit over the field bus for data processing purposes is permanently stored in a first memory in the respective module and is additionally permanently backed-up in the associated station.Type: ApplicationFiled: March 23, 2010Publication date: September 30, 2010Applicant: Siemens AGInventors: Herbert BARTHEL, Richard List, Mario Maier, Martin Maier, Andreas Schenk
-
Publication number: 20100241799Abstract: A modular mass storage system and method that enables cableless mounting of ATA and/or similar high speed interface-based mass storage devices in a computer system. The system includes a printed circuit board, a system expansion slot interface on the printed circuit board and comprising power and data pins, a host bus controller on the printed circuit board and electrically connected to the system expansion slot interface, docking connectors connected with the host bus controller to receive power and exchange data therewith and adapted to electrically couple with industry-standard non-volatile memory devices without cabling therebetween, and features on the printed circuit board for securing the memory devices thereto once coupled to the docking connectors.Type: ApplicationFiled: February 26, 2010Publication date: September 23, 2010Applicant: OCZ TECHNOLOGY GROUP, INC.Inventor: Franz Michael Schuette
-
Publication number: 20100235695Abstract: A memory apparatus and a related testing method are provided in the present invention. The memory apparatus includes a memory and a testing module. The testing module includes an error recording unit for recording corresponding addresses of bit errors occurred in the memory. The testing module determines whether the memory has multi-bit error according to the addresses recorded in the error recording unit. The memory is an ECC memory.Type: ApplicationFiled: March 12, 2010Publication date: September 16, 2010Inventors: Jih-Nung Lee, Shuo-Fen Kuo, Chi-Feng Wu
-
Patent number: 7797485Abstract: A method and apparatus for allocating disc space for recording files, the method including: detecting one or more first sets, each comprising one or more empty sections of the disc that are larger than a predetermined reference value; detecting one or more second sets, each comprising one or more empty sections that are equal to or larger than a size of the data when combined; and allocating, to the data, an optimum set that results in a shortest seek time from a predetermined reference point. Accordingly, it is possible to effectively allocate empty disc space in consideration of both the distances of empty disc sections to a reference point and seek time, thus reducing the time taken to seek target data compared to methods of allocating disc space that only consider the distances of empty disc sections to a reference point.Type: GrantFiled: May 8, 2007Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Alexander Kirnasov, Joo-young Hwang
-
Publication number: 20100228904Abstract: In order to further develop a circuit arrangement (100) as well as a method of processing data to be protected against unauthorized access by means of encryption or decryption, by means of which method the data are stored in at least two memory modules (10, 12) in such way that a flexible configuration of any memory parts as main memory or redundancy memory is enabled, it is proposed to provide at least one real-time configurable redundancy concept for the memory modules (10, 12), by which the data can be stored redundantly in physically separate memory modules (10, 12).Type: ApplicationFiled: August 6, 2007Publication date: September 9, 2010Applicant: NXP, B.V.Inventors: Wolfgang Buhr, Detlef Mueller
-
Publication number: 20100229062Abstract: A microprocessor includes control hardware that receives and stores control values and provides the control values to circuits of the microprocessor for controlling operation of the microprocessor. The microprocessor also includes a first plurality of fuses selectively blown collectively with a predetermined value, and a second plurality of fuses selectively blown collectively with an error correction value computed from the predetermined value collectively blown into the first plurality of fuses. In response to being reset, the microprocessor reads the first and second plurality of fuses, detects an error in the value read from the first plurality of fuses using the value read from the second plurality of fuses, corrects the value read from the first plurality of fuses back to the predetermined value using the value read from the second plurality of fuses, and uses the corrected predetermined value to write the control values into the control hardware.Type: ApplicationFiled: October 30, 2009Publication date: September 9, 2010Applicant: VIA Technologies, Inc.Inventors: G. Glenn Henry, Charles John Holthaus, Terry Parks
-
Publication number: 20100223426Abstract: Described is a memory system in which the memory core organization changes with device width. The number of physical memory banks accessed reduces with device width, resulting in reduced power usage for relatively narrow memory configurations. Increasing the number of logic memory banks for narrow memory widths reduces the likelihood of bank conflicts, and consequently improves speed performance.Type: ApplicationFiled: December 4, 2009Publication date: September 2, 2010Applicant: Rambus Inc.Inventors: Richard E. Perego, Donald C. Stark, Frederick A. Ware, Ely K. Tsern, Craig E. Hampel
-
Publication number: 20100205519Abstract: An object of the present invention is to provide a CRC circuit with more simple structure and low power consumption. The CRC circuit includes a first shift register to a p-th shift register, a first EXOR to a (p?1)th EXOR, and a switching circuit. A data signal, a select signal, and an output of a last stage of the p-th shift register are inputted to the switching circuit, and the switching circuit switches a first signal or a second signal in response to the select signal to be outputted.Type: ApplicationFiled: April 27, 2010Publication date: August 12, 2010Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Masafumi ITO, Tomoaki Atsumi
-
Publication number: 20100205363Abstract: Disclosed is a memory device including a NVRAM and a page table, and a wear leveling method therefor. The page table includes mapping information which maps virtual addresses of the NVRAM with physical addresses of the NVRAM. A page table entry includes aging information which indicates the wear of a corresponding page. The aging information may be a remaining number of write operations allowed to the page. Whenever data is written in a page, a value indicating a remaining number of write operations allowed to that page is decremented.Type: ApplicationFiled: December 29, 2009Publication date: August 12, 2010Inventors: Joo-young HWANG, Jamee Kim Lee, Hong-kug Kim
-
Publication number: 20100177828Abstract: Embodiments of the present invention are directed to parallel, pipelined, integrated-circuit implementations of computational engines designed to solve complex computational problems. One embodiment of the present invention is a family of video encoders and decoders (“codecs”) that can be incorporated within cameras, cell phones, and other electronic devices for encoding raw video signals into compressed video signals for storage and transmission, and for decoding compressed video signals into raw video signals for output to display devices. A highly parallel, pipelined, special-purpose integrated-circuit implementation of a particular video codec provides, according to embodiments of the present invention, a cost-effective video-codec computational engine that provides an extremely large computational bandwidth with relatively low power consumption and low-latency for decompression and compression of compressed video signals and raw video signals, respectively.Type: ApplicationFiled: February 4, 2009Publication date: July 15, 2010Inventors: Jorge Rubinstein, Albert Rooyakkers
-
Patent number: 7739447Abstract: One or more parts of a storage system may be serviced while the storage system is online. A storage device may be unincorporated from the storage system while maintaining the storage system active. Access to the storage system may continue unaffected, except for the unincorporated section of the storage system, for example, the storage device and possibly other storage devices. Service may be performed on the unincorporated section of the storage system, and the unincorporated section be incorporated back into the storage system.Type: GrantFiled: April 22, 2005Date of Patent: June 15, 2010Assignee: Network Appliance, Inc.Inventor: Steven Rodrigues
-
Publication number: 20100138596Abstract: According to one embodiment, an information processor includes a connector, a determination module, a recognition module, and a cache control module. The connector connects a storage device to the information processor. The storage device is used as a cache by an operating system which controls the information processor. The determination module determines whether to use the storage device connected to the information processor as a data readable and writable storage area. The recognition module causes the operating system to recognize the storage device as a storage area when the determination module determines to use the storage device as a storage area. The cache controller controls the operating system to use the storage device as a cache when the determination module determines not to use the storage device as a storage area.Type: ApplicationFiled: November 11, 2009Publication date: June 3, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Daisuke Hayashi
-
Publication number: 20100106900Abstract: A semiconductor memory device and method thereof are provided. The example method may be directed to performing a memory operation in a semiconductor memory device, and may include receiving data and a data masking signal corresponding to at least a portion of the received data, the received data scheduled to be written into memory in response to a write command and the data masking signal configured to block the at least a portion of the received data from being written into the memory and configuring timing parameters differently for each of the received data and the data masking signal so as to execute the write command without writing the at least a portion of the received data into the memory.Type: ApplicationFiled: December 28, 2009Publication date: April 29, 2010Inventors: Jong-Hyoung Lim, Sang-Seok Kang
-
Publication number: 20100095088Abstract: A cell element field for data processing having function cells for execution of algebraic and/or logic functions and memory cells for receiving, storing and/or outputting information is described. A control connection may lead from the function cells to the memory cells.Type: ApplicationFiled: September 30, 2009Publication date: April 15, 2010Inventor: MARTIN VORBACH
-
Publication number: 20100082917Abstract: A solid state storage system includes a memory area configured to include a plurality of chips, and a micro controller unit (MCU) configured to perform a control operation, such that continuous logical block addresses are allocated using a multi-plane method or an interleaving method to different chips, and a read/write operation is performed in the logical block address unit in response to a read/write command.Type: ApplicationFiled: December 29, 2008Publication date: April 1, 2010Inventors: Wun-Mo YANG, Jeong-Soon KWAK
-
Publication number: 20100077176Abstract: Apparatus and methods for storing data in a block to provide improved accessibility of the stored data in two or more dimensions. The data is loaded into memory macros constituting a row of the block such that sequential values in the data are loaded into sequential memory macros. The data loaded in the row is circularly shifted a predetermined number of columns relative to the preceding row. The circularly shifted row of data is stored, and the process is repeated until a predetermined number of rows of data are stored. A two dimensional (2D) data block is thereby formed. Each memory macro is a predetermined number of bits wide and each column is one memory macro wide.Type: ApplicationFiled: September 8, 2009Publication date: March 25, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Larry Pearlstein, Richard K. Sita
-
Publication number: 20100049911Abstract: A data input buffer control signal generating device is capable of preventing unnecessary operation and current consumption of blocks and thus stabilizing an internal operation of DRAM by generating a control signal which controls an enabling timing of a data input buffer not to be conflicted with an output data. The data input buffer control signal generating device includes a write-related control unit configured to generate a data input buffer reference signal generated on the basis of a write latency by a write command, a read-related control unit configured to replicate a delay through a data output path, delay an end command for a data output termination and generate a delayed end command, wherein the end command is generated by a read command, and an output unit configured to output a data input buffer control signal by combining the data input buffer reference signal and the output of the delayed end command.Type: ApplicationFiled: June 24, 2009Publication date: February 25, 2010Inventor: Kwang-Hyun Kim
-
Publication number: 20100037016Abstract: A method includes receiving input data comprising a plurality of bits and processing an access control list into an ESOP expression comprising a plurality of product terms. The method also includes storing a plurality of bits associated with the plurality of product terms in a TCAM comprising a plurality of rows and comparing the plurality of bits associated with the input data to the plurality of bits associated with the product terms stored in each row of the plurality of rows, such that each row of the TCAM outputs a plurality of signals, such that each of the plurality of signals indicate a match or no match for each bit stored in the selected row. The method includes receiving the plurality of signals from the plurality of rows by an ESOP evaluator and outputting an address associated with a selected row from the plurality of rows of the TCAM.Type: ApplicationFiled: August 6, 2009Publication date: February 11, 2010Applicant: Fujitsu LimitedInventors: Stergios Stergiou, Jawahar Jain