Reconfiguring Patents (Class 712/15)
-
Publication number: 20020059481Abstract: The present invention is a method and apparatus for performing a multimedia function. A data port receives the input data. A shared memory is coupled to the data port for storing the input data. A multimedia syntax is coupled to the shared memory for processing the input data based on a configuration information. The multimedia syntax corresponds to the multimedia function.Type: ApplicationFiled: December 30, 1998Publication date: May 16, 2002Inventor: PATRICK O. NUNALLY
-
Patent number: 6389491Abstract: A universal I/O interface is presented which allows communication with a number of different instruments independent of the underlying I/O configuration. The universal I/O interface is a set of Component Object Model (COM) interfaces that are independent of the underlying I/O bus and API. In addition, the universal I/O interface allows instrument data to be parsed and instrument commands to be formatted in a programming language independent way. In the preferred embodiment, the universal I/O interface comprises an ActiveX Automation Server that abstracts the APIs for various possible underlying I/O buses and vendor software libraries into a single universal I/O interface. This allows instrument application programmers to design applications that are universally supported on any number of instrument I/O buses.Type: GrantFiled: March 23, 1999Date of Patent: May 14, 2002Assignee: Agilent Technologies, Inc.Inventors: Eric Michael Jacobson, Paul Faust
-
Publication number: 20020056033Abstract: A system and method for accelerating web site access and processing utilizing a multiprocessor computer system incorporating reconfigurable and standard microprocessors as the web site server. One or more reconfigurable processors may be utilized, for example, in accelerating site visitor demographic data processing, real time web site content updating, database searches and other processing associated with e-commerce applications. In a particular embodiment disclosed, all of the reconfigurable and standard microprocessors may be controlled by a single system image of the operating system, although cluster management software may be utilized to cause a cluster of microprocessors to appear to the user as a single copy of the operating system.Type: ApplicationFiled: June 22, 2001Publication date: May 9, 2002Inventor: Jon M. Huppenthal
-
Patent number: 6349378Abstract: A data processing arrangement comprises various data processors (P) and a memory arrangement (MA) for supplying input data (Di) to the data processors (P) and for storing output data (Do) from the data processors (P). The following steps are alternately carried out: a configuring step (CS) and a processing step (PS). In a configuration step (CS), the data processing arrangement is configured such that each data processor (P) will process a block (B) of data contained in the memory arrangement (MA) and then stop processing data. In a processing step (PS), the blocks (B) of data are processed in the respective data processors (P). A subsequent configuring step (CS) is carried out only when each data processor (P) has processed its block (B) of data (∀P: B=PROC>CS). Such a data processing arrangement allows great versatility because different data processing chains can be realized without this requiring relatively complicated software.Type: GrantFiled: March 31, 1999Date of Patent: February 19, 2002Assignee: U.S. Philips CorporationInventors: Marc Duranton, Loic Geslin, Valerie Vier, Bernard Bru
-
Publication number: 20020019926Abstract: A switch/network adapter port (“SNAP”) for clustered computers employing multi-adaptive processor (“MAP™”, a trademark of SRC Computers, Inc.) elements in a dual in-line memory module (“DIMM”) or Rambus™ in-line memory module (“RIMM”) format to significantly enhance data transfer rates over that otherwise available through use of the standard peripheral component interconnect (“PCI”) bus. Particularly disclosed is a microprocessor based computer system utilizing either a DIMM or RIMM physical format processor element for the purpose of implementing a connection to an external switch, network, or other device. In a particular embodiment, connections may be provided to either the PCI, accelerated graphics port (“AGP”) or system maintenance (“SM”) bus for purposes of passing control information to the host microprocessor or other control chips.Type: ApplicationFiled: August 17, 2001Publication date: February 14, 2002Inventors: Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton
-
Patent number: 6339807Abstract: An arbitrator provided to a processor element requests the utilization of a bus sends a bus request signal and a bus request value according to a priority level of the processor element to the bus, determines the priority of utilizing the bus in accordance with utilizing situation of the bus and the priority level of the processor element. Since a common bus arbitrating circuit connected to the bus watches the bus and determines a processor element to utilize the bus according to the utilizing situation of the bus and the priority level of the processor elements requesting the utilization of the bus, the bus arbitration can be performed with high speed, and an increase of communication speed between the processor elements through a single bus can be realized.Type: GrantFiled: May 13, 1999Date of Patent: January 15, 2002Assignee: Sony CorporationInventor: Masahiro Yasue
-
Publication number: 20010042113Abstract: In a point-to-multipoint system (SYS), particularly a video-on-demand system, comprising a send unit (SERVER) in the form of a server and a plurality of receive units (DEC) in the form of decoders, a new version of the system software for the decoders is to be transferred to the latter.Type: ApplicationFiled: September 23, 1998Publication date: November 15, 2001Inventors: BOZO CESAR, KLAUS KEIL, JOACHIM RIEMER
-
Publication number: 20010032303Abstract: A highly parallel data processing system includes an array of n processing elements (PEs) and a controller sequence processor (SP) wherein at least one PE is combined with the controller SP to create a Dynamic Merged Processor (DP) which supports two modes of operation. In its first mode of operation, the DP acts as one of the PEs in the array and participates in the execution of single-instruction-multiple-data (SIMD) instructions. In the second mode of operation, the DP acts as the controlling element for the array of PEs and executes non-array instructions. To support these two modes of operation, the DP includes a plurality of execution units and two general-purpose register files. The execution units are “shared” in that they can execute instructions in either mode of operation. With very long instruction word (VLIW) capability, both modes of operation can be in effect on a cycle by cycle basis for every VLIW executed.Type: ApplicationFiled: February 14, 2001Publication date: October 18, 2001Inventors: Gerald G. Pechanek, Juan G. Revilla
-
Patent number: 6298409Abstract: A system for monitoring issuance of interrupt and transaction commands without involving central processor units of computer systems. The system employs a fabric controller to manage transaction commands among and host devices. The system employs an interrupt controller to manage interrupt commands issued by devices. The system further employs a concurrent bridge to support communication between the controllers and at least one host device. With this system, congestion due to control and data traffic is minimized and a more efficient operation of central processor units is achieved.Type: GrantFiled: March 26, 1998Date of Patent: October 2, 2001Assignee: Micron Technology, Inc.Inventors: Tahir Q. Sheikh, Walter A. Wallach
-
Patent number: 6298430Abstract: A user-configurable ultra-scalar multiprocessor has a predetermined plurality of distributed configurable signal processors (DCSPs) (1) which are computational clusters that each have at least two sub microprocessors (SMs) (2) and one packet bus controller (PBC) (3) that are a unit group. The DCSPs, the SM and the PBC are connected through local network buses (6). The PBC has communication buses (7) that connect the PBC with each of the SM. The communication buses of the PBC that connect the PBC with each SM have serial chains of one hardwired connection (4) and one programmably switchable connector (5). Each communication bus between the SMs is at least one hardwired connection and two programmably switchable connectors.Type: GrantFiled: March 22, 2000Date of Patent: October 2, 2001Assignee: Context, Inc. of DelawareInventor: Vladimir P. Roussakov
-
Patent number: 6282627Abstract: The present invention, generally speaking, provides a reconfigurable computing solution that offers the flexibility of software development and the performance of dedicated hardware solutions. A reconfigurable processor chip includes a standard processor, blocks of reconfigurable logic (1101, 1103), and interfaces (319a, 319b, 311) between these elements. The chip allows application code to be recompiled into a combination of software and reloadable hardware blocks using corresponding software tools. A mixture of arithmetic cells and logic cells allows for higher effective utilization of silicon than a standard interconnect. More efficient use of configuration stack memory results, since different sections of converted code require different portions of ALU functions and bus interconnect. Many types of interfaces with the embedded processor are provided, allowing for fast interface between standard processor code and configurable “hard-wired” functions.Type: GrantFiled: May 25, 2000Date of Patent: August 28, 2001Assignee: Chameleon Systems, Inc.Inventors: Dale Wong, Christopher E. Phillips, Laurence H. Cooke
-
Patent number: 6279045Abstract: An integrated circuit architecture for multimedia processing. A single integrated circuit (IC) operates as a system or subsystem, and is adaptable to processing a variety of multimedia algorithms, whether proprietary or open. Hard macros, either analog or digital, can be incorporated. The IC can also contain audio/video CODECs to suit different standards, as well as other peripheral devices which may be required for multimedia applications. An electronic component (e.g., integrated circuit) incorporating the technique is suitably included in a system or subsystem having electrical functionality, such as general purpose computers, telecommunications devices, and the like.Type: GrantFiled: October 5, 1998Date of Patent: August 21, 2001Assignee: Kawasaki Steel CorporationInventors: Kumaraguru Muthujumaraswathy, Michael D. Rostoker
-
Patent number: 6279098Abstract: A method and apparatus for providing for serially transmitting partitioning information between system partitions, and between system partitions and the corresponding data processing resources. Serial transmission may allow the partitioning information to be transmitted using a single I/O ASIC pin, and a single PC board trace. In addition to reducing the required number of I/O ASIC pins and PC board traces, the present invention may increase the overall reliability of the partitioning mechanism.Type: GrantFiled: December 16, 1996Date of Patent: August 21, 2001Assignee: Unisys CorporationInventors: Mitchell A. Bauman, Lewis A. Boone, Donald E. Schroeder
-
Publication number: 20010014937Abstract: A multiprocessor computer architecture incorporating a plurality of programmable hardware memory algorithm processors (“MAP”) in the memory subsystem. The MAP may comprise one or more field programmable gate arrays (“FPGAs”) which function to perform identified algorithms in conjunction with, and tightly coupled to, a microprocessor and each MAP is globally accessible by all of the system processors for the purpose of executing user definable algorithms. A circuit within the MAP signals when the last operand has completed its flow thereby allowing a given process to be interrupted and thereafter restarted. Through the use of read only memory (“ROM”) located adjacent the FPGA, a user program may use a single command to select one of several possible pre-loaded algorithms thereby decreasing system reconfiguration time.Type: ApplicationFiled: January 5, 2001Publication date: August 16, 2001Inventors: Jon M. Huppenthal, Paul A. Leskar
-
Patent number: 6266760Abstract: A programmable integrated circuit utilizes a large number of intermediate-grain processing elements which are multibit processing units arranged in a configurable mesh. The coarse-grain resources, such as memory and processing, are deployable in a way that takes advantage of the opportunities for optimization present in given problems. To accomplish this, the interconnect supports three different modes of operation: a static value in which a value set by the configuration data is provided to a functional unit, static source in which another functional unit serves as the value source, and a dynamic source mode in which the source is determined by the value from another functional unit.Type: GrantFiled: April 15, 1999Date of Patent: July 24, 2001Assignee: Massachusetts Institute of TechnologyInventors: André DeHon, Ethan Mirsky, Thomas F. Knight, Jr.
-
Patent number: 6263415Abstract: The present invention provides a new crossbar switch which is implemented by a first plurality of chips. Each chip is completely programmable to couple to every node in the system, e.g., from one node to about one thousand nodes (corresponding to present-day technology limits of about one thousand I/O pins) although conventional systems typically support no more than 32 nodes. The crossbar switch can be implemented to support only one node, then one chip can be used to route all 64 bits in parallel for 64 bit microprocessors. A second plurality of chips in parallel provides the redundancy necessary for a high availability system.Type: GrantFiled: April 21, 1999Date of Patent: July 17, 2001Assignee: Hewlett-Packard CoInventor: Padmanabha I. Venkitakrishnan
-
Patent number: 6247110Abstract: A multiprocessor computer architecture incorporating a plurality of programmable hardware memory algorithm processors (“MAP”) in the memory subsystem. The MAP may comprise one or more field programmable gate arrays (“FPGAs”) which function to perform identified algorithms in conjunction with, and tightly coupled to, a microprocessor and each MAP is globally accessible by all of the system processors for the purpose of executing user definable algorithms. A circuit within the MAP signals when the last operand has completed its flow thereby allowing a given process to be interrupted and thereafter restarted. Through the use of read only memory (“ROM”) located adjacent the FPGA, a user program may use a single command to select one of several possible pre-loaded algorithms thereby decreasing system reconfiguration time.Type: GrantFiled: January 12, 2000Date of Patent: June 12, 2001Assignee: SRC Computers, Inc.Inventors: Jon M. Huppenthal, Paul A. Leskar
-
Patent number: 6240502Abstract: A method and apparatus for dynamically reconfiguring a processor involves placing the processor in a first configuration having a first number (m) of strands while the coded instructions comprise instructions from a number (m) threads. The instructions in each of the m threads are executed on one of the m strands using execution resources at least some of which are shared among the m strands. While the coded instructions comprise instructions from a number (n) threads, the processor is placed in a second configuration having a second number (n) of strands. The instruction are executed in each of the n strands using execution resources at least some of which are shared among the n strands.Type: GrantFiled: June 25, 1997Date of Patent: May 29, 2001Assignee: Sun Microsystems, Inc.Inventors: Ramesh Panwar, Ricky C. Hetherington
-
Patent number: 6226734Abstract: Multiple instances of operating systems execute cooperatively in a single multiprocessor computer wherein all processors and resources are electrically connected together. The single physical machine with multiple physical processors and resources is subdivided by software into multiple partitions, each with the ability to run a distinct copy, or instance, of an operating system. At different times, different operating system instances may be loaded on a given partition. Resources, such as CPUs and memory, can be dynamically assigned to different partitions and used by instances of operating systems running within the machine by modifying the configuration. The partitions themselves can also be changed without rebooting the system by modifying the configuration tree. CPUs, in particular, may be migrated, or reassigned, from one partition and operating system instance to another, allowing different loads in the system to be accommodated.Type: GrantFiled: June 10, 1998Date of Patent: May 1, 2001Assignee: Compaq Computer CorporationInventors: Frederick G. Kleinsorge, Stephen F. Shirron
-
Patent number: 6226735Abstract: A method and an apparatus for configuring arbitrary sized data paths comprising multiple context processing elements (MCPEs) are provided. Multiple MCPEs may be chained to form wider-word data paths of arbitrary widths. The ALUs of the data path are coupled using a carry chain for transmitting at least one carry bit from the LSB ALU to the MSB ALU. The MSB ALU comprises configurable logic for generating a signal in response to a carry bit received over the carry chain, the signal comprises a saturation signal and a saturation value. The saturation signal is generated using logic that tests for saturation in the data path. The ALUs of the data path are further coupled using a right-going carry chain for transmitting the saturation signal back down the data path. The saturation signal is transmitted from the MSB ALU through the ALUs of the data path to the LSB ALU using a first back propagation channel.Type: GrantFiled: May 8, 1998Date of Patent: May 1, 2001Assignee: BroadcomInventor: Ethan A. Mirsky
-
Patent number: 6223239Abstract: A multiple use core logic chipset is provided in a computer system that may be configured either as a bridge between an accelerated graphics port (“AGP”) bus and host and memory buses, or as a bridge between a system area network interface and the host bus and the system memory bus. The function of the multiple use chipset is determined at the time of manufacture of the computer system, or in the field whether an AGP bus bridge or a system area network interface is to be implemented. Selection of the type of bus bridge (AGP or system area network interface) in the multiple use core logic chipset may be implemented by a hardware signal input, or by software during computer system configuration or power on self test (“POST”). Software configuration may also be determined upon detection of either an AGP device or a system area network interface connected to the core logic chipset.Type: GrantFiled: August 12, 1998Date of Patent: April 24, 2001Assignee: Compaq Computer CorporationInventor: Sompong Paul Olarig
-
Patent number: 6219833Abstract: The compilation of source code to a primary and a secondary processor. The method relates to reconfigurable secondary processors, and is especially relevant to secondary processors which can be reconfigured to some degree during execution of code. Selective extraction of dataflows from the source code is followed by transformation of the extracted dataflows into trees. The trees are then matched against each other to determine minimum edit cost relationships for transformation of one tree into another, where these minimum edit cost relationships are determined by the architecture of the secondary processor. A group or a plurality of groups of dataflows is determined on the basis of said minimum edit cost relationships and for each group a generic dataflow capable of supporting each dataflow in that group is created.Type: GrantFiled: December 11, 1998Date of Patent: April 17, 2001Assignee: Hewlett-Packard CompanyInventors: Charles Reed Solomon, Andrea Olgiati
-
Patent number: 6219777Abstract: Disclosed is a register file used in a multiprocessor composition composed of a plurality of processor elements, the register file having a plurality of words and being provided for each of the plurality of processor elements, wherein: the plurality of words are divided into a word part that can be simultaneously accessed by some of the plurality of processor elements to use in common with other processor element, and a word part that can be accessed only by its own processor element.Type: GrantFiled: July 10, 1998Date of Patent: April 17, 2001Assignee: NEC CorporationInventor: Toshiaki Inoue
-
Patent number: 6205532Abstract: A module connection assembly connects modules in a torus configuration that can be changed remotely. In particular, a single module can be added to or deleted from the configuration by remotely switching from conducting paths that provide end-around electrical paths to conducting paths that provide pass-through electrical paths. The assembly includes two backplanes, a first set of module connectors for electrically connecting modules to one of the backplanes, and a second set of module connectors for electrically connecting modules to the other backplane. The assembly further includes configuration controllers. Each configuration controller selects between end-around electrical paths that electrically connect multiple module connectors of the first set to each other, and pass-through electrical paths that electrically connect module connectors of the first set to module connectors of the second set.Type: GrantFiled: May 22, 1998Date of Patent: March 20, 2001Assignee: Avici Systems, Inc.Inventors: Philip P. Carvey, William J. Dally, Larry R. Dennison
-
Patent number: 6199157Abstract: A system, method and medium for configuring an item such as a machine having multiple optional components is provided. This is accomplished using “options,” which correspond to the optional components of the machine, and are selected by a user according to those optional components that the user desires to have as part of the machine. Each option is envisioned to be created to contain the necessary properties (such as attributes and constraints) to appropriately configure the corresponding optional component within the machine. Embodiments of the present invention envision that the options can be arranged in a hierarchical option tree to help allow a user to better visualize the structure of the machine in making decisions concerning configuration.Type: GrantFiled: March 30, 1998Date of Patent: March 6, 2001Assignee: Applied Materials, Inc.Inventors: Dan Bar Dov, Oded Ben-Haim, Roy Lauer, Amotz Maimon, Michael Palatnik
-
Patent number: 6195738Abstract: An architecture combining an associative processor memory array and a random access memory is provided. This combination architecture enables utilizing the parallel processing abilities of the associative processor memory array while storing temporary results and parameters in the random access memory for a fully programmable, low-cost die suitable for consumer electronics applications. Parallel communication between thousands of memory words in the associative memory array and the random access memory is provided via logic hardware operative as source and destination for associative search and modify (compare and write) processing operations and also operative to read and write thousands of data elements from and to the random access memory. The tags register also serves as a communication bus for parallel communication between associative memory words.Type: GrantFiled: August 26, 1998Date of Patent: February 27, 2001Assignee: Associative Computing Ltd.Inventor: Avidan Akerib
-
Patent number: 6167502Abstract: A manifold array topology includes processing elements, nodes, memories or the like arranged in clusters. Clusters are connected by cluster switch arrangements which advantageously allow changes of organization without physical rearrangement of processing elements. A significant reduction in the typical number of interconnections for preexisting arrays is also achieved. Fast, efficient and cost effective processing and communication result with the added benefit of ready scalability.Type: GrantFiled: October 10, 1997Date of Patent: December 26, 2000Assignee: Billions of Operations Per Second, Inc.Inventors: Gerald G. Pechanek, Nikos P. Pitsianis, Edwin F. Barry, Thomas L. Drabenstott
-
Patent number: 6128720Abstract: A multi-processor array organization is dynamically configured by the inclusion of a configuration topology field in instructions broadcast to the processors in the array. Each of the processors in the array is capable of performing a customized data selection and storage, instruction execution, and result destination selection, by uniquely interpreting a broadcast instruction by using the identity of the processor executing the instruction. In this manner, processing elements in a large multi-processing array can be dynamically reconfigured and have their operations customized for each processor using broadcast instructions.Type: GrantFiled: April 10, 1997Date of Patent: October 3, 2000Assignee: International Business Machines CorporationInventors: Gerald G. Pechanek, Larry D. Larsen, Clair John Glossner, Stamatis Vassiliaadis
-
Patent number: 6122719Abstract: A method and an apparatus for retiming in a network of multiple context processing elements are provided. A programmable delay element is configured to programmably delay signals between a number of multiple context processing elements of an array without requiring a multiple context processing element to implement the delay. The output of a first multiple context processing element is coupled to a first multiplexer and to the input of a number of serially connected delay registers. The output of each of the serially connected delay registers is coupled to the input of a second multiplexer. The output of the second multiplexer is coupled to the input of the first multiplexer, and the output of the first multiplexer is coupled to a second multiple context processing element. The first and second multiplexers are provided with at least one set of data representative of at least one configuration memory context of a multiple context processing element.Type: GrantFiled: October 31, 1997Date of Patent: September 19, 2000Assignee: Silicon SpiceInventors: Ethan Mirsky, Robert French, Ian Eslick
-
Patent number: 6122747Abstract: A single chip application specific integrated circuit (ASIC) which provides a flexible, modular interface between a subsystem and a standard system bus. The ASIC includes a microcontroller/microprocessor, a serial interface for connection to the bus, and a variety of communications interface devices available for coupling to the subsystem. A three-bus architecture, utilizing arbitration, provides connectivity within the ASIC and between the ASIC and the subsystem. The communication interface devices include UART (serial), parallel, analog, and external device interface utilizing bus connections paired with device select signals. A low power (sleep) mode is provided as is a processor disable option.Type: GrantFiled: September 5, 1997Date of Patent: September 19, 2000Assignee: First Pass Inc.Inventors: Douglas N. Krening, Gregory B. Lannan, Michael J. Schneiderwind, Robert A. Schneiderwind, Robert T. Caffrey
-
Patent number: 6122720Abstract: A new programmable logic device architecture with an improved LAB and improved interconnection resources. For interconnecting signals to and from the LABs (200), the global interconnection resources include switch boxes (310), long lines (340 and 350), double lines (360 and 370), single lines (385), and half- (330) and partially populated (320) multiplexer regions. The LAB includes two levels of function blocks. In a first level, there are eight four-input function blocks (601). In a second level, there are two four-input function blocks (670) and four secondary two-input function blocks (672). In one embodiment, these function blocks are implemented using look-up tables (LUTs). The LAB has combinatorial and registered outputs. The LAB also contains storage blocks (691) for implementing sequential or registered logic functions. The LAB has a carry chain for implementing logic functions requiring carry bits. The LAB may also be configured to implement a random access memory.Type: GrantFiled: August 7, 1998Date of Patent: September 19, 2000Assignee: Altera CorporationInventor: Richard G. Cliff
-
Patent number: 6119226Abstract: The present invention provides a new memory device for storage of boot code for microprocessors which boot to either the top or bottom of a memory map on power-up. The device includes a memory array, a first block, and decoders. The first block is defined as rows of the memory array designated for storage of data. The decoders decode a memory access requested for the data. The memory access request may be in either one of a top-down or bottom-up address protocol. In another embodiment, an integrated circuit memory includes: a memory array, a decoder, a control, and a logic gate. The decoders decode a memory access request to select a row of memory array. The control has an output for outputting either a bottom-up or a top-down address protocol signal. The logic gate outputs a logical "Exclusive Or" of the control signal and a corresponding bit of the memory access request, whereby a memory request in a bottom-up address protocol is converted to a memory address in a top-down address protocol.Type: GrantFiled: May 12, 1998Date of Patent: September 12, 2000Assignee: Macronix International Co., Ltd.Inventors: Tzeng-Huei Shiau, Han-Sung Chen, Tso-Ming Chang, Ray Lin Wan, Fuchia Shone
-
Patent number: 6112288Abstract: A programmable, special-purpose, pipeline processing system for processing dynamic programming algorithms. The pipeline processing system includes a plurality of accelerator chips coupled in series. The first and last accelerator chips are coupled to interface logic. Each of the accelerator chips includes an instruction processor; a plurality of pipeline processor segments coupled in series. Each of the pipeline processor segments includes a plurality of pipeline processors coupled in series. Each of the pipeline processors has an output and has as one input an output from a preceding pipeline processor and, as a set of second inputs, a corresponding set of outputs from the instruction processor. Also provided is a result processor having an output, and having as one input, an output from a prior result processor, and, as a second input, the output from one of the plurality of pipeline processors.Type: GrantFiled: May 19, 1998Date of Patent: August 29, 2000Assignee: Paracel, Inc.Inventor: Michael Ullner
-
Patent number: 6105102Abstract: An apparatus and method minimizes processing resource of a host system during service of interrupts generated closely in time by at least one peripheral device. The present invention determines, before the end of a prior interrupt service routine for a prior interrupt, a predicted interrupt time point when a subsequent interrupt will be generated by the at least one peripheral device. The host system operates in a polling mode if the predicted interrupt time point is before a predetermined time period after the end of the prior interrupt service routine. Thus, the host system avoids the processing resources needed for context switching time when the subsequent interrupt is generated closely in time from the prior interrupt. The host system operates in an interrupt mode if the predicted interrupt time point is after the predetermined time period after the end of the prior interrupt service routine.Type: GrantFiled: October 16, 1998Date of Patent: August 15, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Robert A. Williams, Jerry C. Kuo
-
Patent number: 6096091Abstract: An integrated circuit comprising a plurality of reconfigurable logic networks, one or more buffers, a configuration control network, and an embedded processor, all comprised as an integral part of the integrated circuit, and a method of operation of the integrated circuit. One or more of the buffers are coupled between two of the plurality of reconfigurable logic networks. The buffers isolate the plurality of reconfigurable logic networks from one another. The integration control network is coupled to each of the plurality of reconfigurable logic networks, and may also be coupled to one or more buffers. The embedded processor is operable to reconfigure one or more of the plurality of reconfigurable logic networks over the configuration control network. The integrated circuit may also comprise a local memory. The local memory is coupled to the embedded processor, and is operable to store data and/or instructions accessible by the embedded processor.Type: GrantFiled: February 24, 1998Date of Patent: August 1, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Alfred C. Hartmann
-
Patent number: 6092174Abstract: A dynamically reconfigurable distributed integrated circuit processor has at least one two-layer matrix in which a first layer has operative microcomputer modules (1) with local memory (2) grouped in computational clusters (5) and a second layer has a network of global communications connecting buses (7, 8) with packet decoders in coherence with the first layer. All components of the basic operating units are micro programmable and in universal communication selectively throughout separate operative microcomputer modules and throughout the computational clusters. Electrical conductivity of components is variable for select speed, timing and factors. A use method is described.Type: GrantFiled: June 1, 1998Date of Patent: July 18, 2000Assignee: Context, Inc.Inventor: Vladimir P. Roussakov
-
Patent number: 6088795Abstract: A method for processing data in a configurable unit having a multidimensional cell arrangement a switching table is provided, the switching table including a controller and a configuration memory. Configuration strings are transmitted from the switching table to a configurable element of the unit to establish a valid configuration. A configurable element writes data into the configuration memory. The controller of the switching table recognizes individual records as commands and may execute the recognized commands. The controller may also recognize and differentiate between events and execute a action in response thereto. In response to an event, the controller may move the position of a pointer, and if it has received configuration data rather than commands for the controller, sends the configuration data to the configurable element defined in the configuration data. The controller may send a feedback message to the configurable element.Type: GrantFiled: October 8, 1997Date of Patent: July 11, 2000Assignee: PACT GmbHInventors: Martin Vorbach, Robert Munch
-
Patent number: 6076152Abstract: A multiprocessor computer architecture incorporating a plurality of programmable hardware memory algorithm processors ("MAP") in the memory subsystem. The MAP may comprise one or more field programmable gate arrays ("FPGAs") which function to perform identified algorithms in conjunction with, and tightly coupled to, a microprocessor and each MAP is globally accessible by all of the system processors for the purpose of executing user definable algorithms. A circuit within the MAP signals when the last operand has completed its flow thereby allowing a given process to be interrupted and thereafter restarted. Through the use of read only memory ("ROM") located adjacent the FPGA, a user program may use a single command to select one of several possible pre-loaded algorithms thereby decreasing system reconfiguration time.Type: GrantFiled: December 17, 1997Date of Patent: June 13, 2000Assignee: SRC Computers, Inc.Inventors: Jon M. Huppenthal, Paul A. Leskar
-
Patent number: 6067609Abstract: An apparatus for processing data has a Single-Instruction-Multiple-Data (SIMD) architecture, and a number of features that improve performance and programmability. The apparatus includes a rectangular array of processing elements and a controller. The apparatus offers a number of techniques for shifting image data within the array. A first technique, the ROLL option, simultaneously shifts image planes in opposite directions within the array. A second technique, the gated shift option, makes a normal shift of an image plane to neighboring PEs conditional, for each PE, upon a value stored in a mask register of each PE. A third technique, the carry propagate option, combines the computations from multiple PEs in order to complete an n-bit operation in fewer than n clocks by forming "supercells" within the array. The apparatus also includes a multi-bit X Pattern register and a multi-bit Y Pattern register.Type: GrantFiled: April 9, 1998Date of Patent: May 23, 2000Assignee: TeraNex, Inc.Inventors: Woodrow L. Meeker, Andrew P. Abercrombie
-
Patent number: 6058466Abstract: A system of executing coded instructions in a dynamically configurable multiprocessor having shared execution resources including steps of placing a first processor in an active state upon booting of the multiprocessor. In response to a processor create command, a second processor is placed in an active state. When either the first or second processor encounter a cache miss that has to be serviced by off-chip cache the processor requiring service is placed in nap state in which instruction fetching for that processor is disabled. When either the first or second processor encounter a cache miss that has to be serviced by main memory, the processor requiring services is placed in a sleep state by flushing all instructions from the processor in the sleep state and disabling instruction fetching for the processor in the sleep state.Type: GrantFiled: June 24, 1997Date of Patent: May 2, 2000Assignee: Sun Microsystems, Inc.Inventors: Ramesh Panwar, Joseph I. Chamdani
-
Patent number: 6047115Abstract: A dynamically reconfigurable FPGA includes an array of tiles on a logic plane and a plurality of memory planes. Each tile has associated storage elements on each memory plane, called local memory. This local memory allows large amounts of data to pass from one FPGA configuration (memory plane) to another with no external memory access, thereby transferring data to/from the storage elements in the logic plane at very high speed. Typically, all the local memory can be simultaneously transferred to/from other memory planes in one cycle. Each FPGA configuration provides a virtual instruction. The present invention uses two different types of virtual instructions: computational and pattern manipulation instructions. Computational instructions perform some computation with data stored in some pre-defined local memory pattern. Pattern manipulation instructions move the local data into different memory locations to create the pattern required by the next instruction.Type: GrantFiled: May 29, 1997Date of Patent: April 4, 2000Assignee: Xilinx, Inc.Inventors: Sundararajarao Mohan, Stephen M. Trimberger
-
Patent number: 6023742Abstract: A configurable computing architecture (10) has its functionality controlled by a combination of static and dynamic control, wherein the configuration is referred to as static control and instructions are referred to as dynamic control. A reconfigurable data path (12) has a plurality of elements including functional units (32, 36), registers (30), and memories (34) whose interconnection and functionality is determined by a combination of static and dynamic control. These elements are connected together, using the static configuration, into a pipelined data path that performs a computation of interest. The dynamic control signals (21) are suitably used to change the operation of a functional unit and the routing of signals between functional units. The static control signals (23) are provided each by a static memory cell (62) that is written by a host (13). The controller (14) generates control instructions (16) that are interpreted by a control path (18) that computes the dynamic control signals.Type: GrantFiled: July 18, 1997Date of Patent: February 8, 2000Assignee: University of WashingtonInventors: William Henry Carl Ebeling, Darren Charles Cronquist, Paul David Franklin
-
Patent number: 5999734Abstract: A distributed, compiler-oriented database is disclosed with operating modes including parallel compilation, parallel simulation and parallel execution of computer programs and hardware models. The invention utilizes a hardware apparatus consisting of shared memory multiprocessors, optionally augmented by processors with re-configurable logic execution pipelines or independently scheduled re-configurable logic blocks and a software database apparatus, manifest in the hardware apparatus, in order to efficiently support parallel database clients such as a source code analyzer, an elaborator, an optimizer, mapping and scheduling, code generation, linking/loading, execution/simulation, debugging, profiling, user interface and a file interface.Type: GrantFiled: October 21, 1997Date of Patent: December 7, 1999Assignee: FTL Systems, Inc.Inventors: John Christopher Willis, Robert Neill Newshutz
-
Patent number: 5944814Abstract: This invention relates to the allocation of object code in multi-processor systems. In particular, techniques are disclosed for efficiently allocating signal processing instructions to a large array of parallel signal processing units.Type: GrantFiled: March 5, 1996Date of Patent: August 31, 1999Assignees: Sony Corporation, Sony United Kingdom LimitedInventors: Christopher Michael McCulloch, Peter Charles Eastty, William Edmund Cranstoun Kentish
-
Patent number: 5935230Abstract: At least two clusters of CPUs are present in a multiprocessor computer system. Each CPU cluster has a given number of CPUs, each CPU having an associated ID such as an ID number. An additional ID number, not associated with a CPU in the same cluster, is associated with the opposite CPU cluster that appears to the original cluster as a "phantom" processor. A round-robin bus arbitration scheme allows ordered ownership of a common bus within a first cluster until the ID reaches the "phantom" processor, at which time bus ownership passes to a CPU in the second cluster. This arrangement is preferably symmetric, so that when a CPU from the first cluster requests ownership of the bus, it is granted bus ownership by virtue of the first cluster's appearance to the second cluster as a "phantom" CPU.Type: GrantFiled: July 9, 1997Date of Patent: August 10, 1999Assignee: Amiga Development, LLCInventors: Felix Pinai, Manhtien Phan
-
Patent number: 5931910Abstract: A method of initializing node addresses for use in an electronic switching system comprises the steps of: (a) storing all possible sets of node addresses, each set corresponding to an inter-processor communications configuration, and pointers in a residue of a memory; (b) receiving information on a designated set of node addresses which corresponds to a selected inter-processor communications configuration to be used; (c) locating a pointer corresponding to the designated set of node addresses; and (d) writing each address in the designated set of node addresses onto each corresponding register.Type: GrantFiled: September 22, 1997Date of Patent: August 3, 1999Assignee: Daewoo Telecom, Ltd.Inventor: Hwan-Woo Kwon
-
Patent number: 5931938Abstract: Global address and data routers interconnect individual system units each having its own processors, memory, and I/O. A domain filter coupled to the routers dynamically defines groups of system units as domains and clusters of domains which have both software and hardware isolation from each other. Clusters can share dynamically definable ranges of memory with each other. The domain filter has software-loadable registers on the system units and in the global routers to set the parameters of the domains and clusters. The registers label individual inter-system transactions on the routers as invalid for system units not in the same domain or cluster as the originating unit.Type: GrantFiled: December 12, 1996Date of Patent: August 3, 1999Assignee: Sun Microsystems, Inc.Inventors: Daniel P. Drogichen, Andrew J. McCrocklin, Nicholas E. Aneshansley