Reconfiguring Patents (Class 712/15)
-
Patent number: 7840777Abstract: A general purpose computing system comprises a novel apparatus and method for data processing. The computing system design of one application of the present invention includes an instruction pipe having a decompression circuit, a reprogrammable logic unit and a data bus. Instructions and data may be accessed via a shared bus or via a separate instruction bus and data bus. The decompression circuit accepts compressed instructions and memory management directives from the instruction bus, decompresses each instruction, and transmits the decompressed instruction to the reprogrammable logic unit. A software compiler is provided that accepts high level programming language source code and creates instructions that are coded for acceptance and execution by the reprogrammable logic unit.Type: GrantFiled: July 18, 2005Date of Patent: November 23, 2010Assignee: Ascenium CorporationInventor: Robert Keith Mykland
-
Publication number: 20100293356Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The exemplary IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: May 24, 2010Publication date: November 18, 2010Applicant: QST HOLDINGS, LLCInventors: Robert T. PLUNKETT, Ghobad HEIDARI, Paul L. MASTER
-
Publication number: 20100281235Abstract: Blocks of fixed-point units in a reconfigurable data processing unit assist the efficient calculation of floating decimal point numbers by virtue of joint hardware functions permanently implemented within the block.Type: ApplicationFiled: November 17, 2008Publication date: November 4, 2010Inventors: Martin Vorbach, Frank May, Volker Baumgarte
-
Patent number: 7822968Abstract: A cascadable arithmetic and logic unit (ALU) which is configurable in function and interconnection. No decoding of commands is needed during execution of the algorithm. The ALU can be reconfigured at run time without any effect on surrounding ALUs, processing units or data streams. The volume of configuration data is very small, which has positive effects on the space required and the configuration speed. Broadcasting is supported through the internal bus systems in order to distribute large volumes of data rapidly and efficiently. The ALU is equipped with a power-saving mode to shut down power consumption completely. There is also a clock rate divider which makes it possible to operate the ALU at a slower clock rate. Special mechanisms are available for feedback on the internal states to the external controllers.Type: GrantFiled: February 10, 2009Date of Patent: October 26, 2010Inventors: Martin Vorbach, Robert Münch
-
Publication number: 20100268911Abstract: A method and apparatus for dynamic partial reconfiguration on an array of processors. The method includes the steps of verifying if a processor is ready for dynamic partial reconfiguration to begin, deciding the degree of dynamic partial reconfiguration, including the number and identity of all processors to be modified, executing native machine code in the port of a processing device, and modifying a segment of the internal memory of said single processing device. Additional embodiments allow modification of multiple processors in the array, including the modification of all processors on a die or system.Type: ApplicationFiled: April 16, 2009Publication date: October 21, 2010Applicant: VNS PORTFOLIO LLCInventor: Gibson D. Elliot
-
Publication number: 20100268862Abstract: A technology for controlling a reconfigurable processor is provided. The reconfigurable processor dynamically loads configuration data from a peripheral memory to a configuration memory while a program is being executed, in place of loading all compiled configuration data in advance into the configuration memory when booting commences. Accordingly, a reduction in capacity of a configuration memory may be achieved.Type: ApplicationFiled: March 2, 2010Publication date: October 21, 2010Inventors: Jae-un PARK, Ki-seok KWON, Sang-suk LEE
-
Patent number: 7818407Abstract: A system and method for preventing reconfiguring a binary tree topology network. The network includes a plurality of nodes, a root node and a first set of nodes, operatively networked together to provide a downtree communication path for data. A first node is docked downtree of, and with a parent node, and uptree of, and with a first and second child node. The first node, and the first and second child node, are each one of the first set of nodes, and the plurality of nodes includes each of the first set of nodes and the parent node. A please stand by message is sent from the first node to the first and second child nodes. The first and second child nodes are inhibited from reporting an issue with the performance of the first node for at least a predetermined period after the please stand by message is received.Type: GrantFiled: January 17, 2008Date of Patent: October 19, 2010Assignee: Network Foundation Technologies, LLCInventors: Mike O'Neal, John P. Talton
-
Publication number: 20100257335Abstract: A reconfigurable circuit includes a reconfigurable arithmetic execution unit array including a plurality of arithmetic execution units and a network circuit to provide reconfigurable connections between the arithmetic execution units, a suspension control circuit configured to control suspension and resumption of operation of the reconfigurable arithmetic execution unit array, and a buffer circuit configured to temporarily store data supplied from an external source upon suspension of the operation of the reconfigurable arithmetic execution unit array and to supply the stored data to the reconfigurable arithmetic execution unit array upon resumption of the operation of the reconfigurable arithmetic execution unit array.Type: ApplicationFiled: March 12, 2010Publication date: October 7, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Takashi Hanai, Shinichi Sutou
-
Patent number: 7809926Abstract: A reconfigurable multiprocessor system including a number of processing units and components enabling executing sequential code collectively at processing units and enabling changing the architectural configuration of the processing units.Type: GrantFiled: November 3, 2006Date of Patent: October 5, 2010Assignee: Cornell Research Foundation, Inc.Inventors: Jose F. Martinez, Engin Ipek, Meyrem Kirman, Nevin Kirman
-
Patent number: 7802042Abstract: A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a plurality of processor cores to form a group of sequestered processor cores for handling the management interrupt. Generated management interrupts are directed to the group of sequestered processor cores and not to non-sequestered processor cores. At least one of the sequestered processor cores handles the management interrupt without disrupting the current operation of the non-sequestered processor cores.Type: GrantFiled: December 28, 2007Date of Patent: September 21, 2010Assignee: Intel CorporationInventors: Vincent J. Zimmer, Michael A. Rothman
-
Publication number: 20100228925Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: ApplicationFiled: May 17, 2010Publication date: September 9, 2010Inventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Publication number: 20100228918Abstract: Programming of modules which can be reprogrammed during operation is described. Partitioning of code sequences is also described.Type: ApplicationFiled: March 10, 2010Publication date: September 9, 2010Inventors: MARTIN VORBACH, Armin Nückel
-
Publication number: 20100211747Abstract: Disclosed is configuration memory access technology in a processor with a reconfigurable architecture. The processor with the reconfigurable architecture includes an array of processing elements (PEs), a configuration memory and a token network. The configuration memory stores configuration data associated with controlling data flow of the respective PEs. The token network reads the configuration data from the configuration memory, estimates data flow of the PEs from the read configuration data, reads required configuration data from the configuration memory based on the estimated data flow, and supplies the required configuration data to corresponding PEs. By reducing configuration memory access frequency through a token network, power consumption may be reduced.Type: ApplicationFiled: October 19, 2009Publication date: August 19, 2010Inventors: Heejun SHIM, Sukjin KIM, Hyunchul PARK, Scott Mahike, Yongjun PARK
-
Patent number: 7772881Abstract: A PLD having real-time in-system programmability (ISP) capability is provided. The PLD includes a configuration memory region into which the updated configuration is obtained. A user memory region stores the state for registers of the PLD. The configuration memory region communicates the updated configuration to a core logic region that includes a real-time ISP detection block that detects the initiation of a real-time ISP operation. A controller is in communication with the logic block. The PLD maintains register data by reading a state of the registers of the PLD/logic block and clamping the output pins before the core logic region is being updated. The state of the registers is saved in the memory region as directed by the controller. Upon completion of the update into the logic array, the registers of the PLD are cleared and a control signal from a memory interface triggers the controller to read stored the register data back from the memory and reload the registers.Type: GrantFiled: September 29, 2006Date of Patent: August 10, 2010Assignee: Altera CorporationInventors: Chee Wai Yap, Joseph DeLaere, Mark Webb
-
Patent number: 7774580Abstract: A reconfigurable operation apparatus consists of a plurality of operation units capable of reconfiguring themselves by using a piece of given first configuration data and of operating simultaneously with one another; RAMs; diverse processor elements required for constituting an operation apparatus; an inter-resource network interconnecting the operation units, the RAMs and the diverse processor elements, performing data transfers between resources connected thereto in a uniform transfer time independent of positions and kinds of the resources, and being reconfigurable by using a given second configuration data; and a configuration memory storing the first and the second configuration data. Configuration data is loaded from an external storage apparatus onto the configuration memory, and the first and the second configuration data are supplied to the reconfigurable processor resources in appropriate sequence and timing based on data available from a plurality of operation units.Type: GrantFiled: March 11, 2005Date of Patent: August 10, 2010Assignee: Fujitsu LimitedInventors: Miyoshi Saito, Hisanori Fujisawa, Hideki Yoshizawa, Tetsu Tanizawa, Ichiro Kasama, Tetsuo Kawano, Kazuaki Imafuku, Hiroshi Furukawa, Shiro Uriu, Mitsuharu Wakayoshi
-
Patent number: 7774467Abstract: In accordance with one embodiment of the present invention, there are provided methods and mechanisms for determining an allocation of resources, including hardware resources in a computing environment. With these methods and mechanisms, it is possible for computing resource allocations to satisfy one or more operational considerations, such as for example without limitation: “reduce device heat dissipation”, “avoid single point of failure in switched network” and other allocation needs are contemplated.Type: GrantFiled: September 22, 2004Date of Patent: August 10, 2010Assignee: Oracle America Inc.Inventors: Jean-Christophe Martin, Junaid Saiyed, Yulin Xu
-
Publication number: 20100199068Abstract: Described herein is a reconfigurable processor which uses a distributed configuration memory structure and an operation method thereof in which power consumption is reduced. A processing unit which configures the reconfigurable processor includes a functional unit, a distributed configuration memory, a no-operation (NOP) register, and a controller. The NOP register stores information which represents whether or not a NOP operation is performed at each clock cycle. The controller controls to deactivate the distributed configuration memory at a clock cycle at which a NOP operation is performed.Type: ApplicationFiled: October 30, 2009Publication date: August 5, 2010Inventors: Bernhard Egger, Soo-jung Ryu, Dong-hoon Yoo
-
Patent number: 7765382Abstract: A semiconductor device includes a plurality of processing clusters that operate synchronously internally and arranged in a M×N matrix. Each processing cluster is formed as a plurality of processing elements and clocked buses that interconnect the processing elements within each processing cluster. A self-synchronous cluster wrapper is operative with the processing elements such that each processing cluster forms a programmable module. Self-synchronous global and local buses interconnect the processing clusters for communicating externally. An input/output circuit interconnects the global and local buses.Type: GrantFiled: April 4, 2007Date of Patent: July 27, 2010Assignee: Harris CorporationInventor: David B. Chester
-
Publication number: 20100174885Abstract: Provided are a reconfigurable processor and operating method thereof. The reconfigurable processor may use a configuration memory distributed to each operation unit. The distributed configuration memory may be separated into a distributed operation configuration memory including configuration information about an operation of a function unit, and a distributed routing configuration memory including configuration information about routing. The distributed operation configuration memory may be activated according to a predicate signal.Type: ApplicationFiled: September 21, 2009Publication date: July 8, 2010Inventors: Il-hyun PARK, Soo-jung Ryu, Dong-hoon Yoo, Yeon-gon Cho, Bernhard Egger, Woon Seo
-
Publication number: 20100174884Abstract: A processor (101) in which a plurality of arithmetic elements executing instructions are embedded includes: fixed function arithmetic elements (121 to 123) each having a circuit configuration that is not dynamically reconfigurable; a reconfigurable arithmetic element (125) having a circuit configuration that is dynamically reconfigurable; and an arithmetic operation control unit (113) which allocates instructions to the fixed function arithmetic elements (121 to 123) and the reconfigurable arithmetic element (125) and issues the allocated instructions to the respective arithmetic elements.Type: ApplicationFiled: November 9, 2006Publication date: July 8, 2010Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hiroyuki Morishita, Takao Yamamoto, Masaitsu Nakajima
-
Patent number: 7752419Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The exemplary IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: GrantFiled: December 12, 2001Date of Patent: July 6, 2010Assignee: QST Holdings, LLCInventors: Robert T. Plunkett, Ghobad Heidari, Paul L. Master
-
Patent number: 7752420Abstract: Occurrence and propagation of glitches caused by changing the path layout are suppressed, thereby reducing the power consumption. An array-type processor comprises a plurality of processor elements and can change the path layout relating to data transmission/reception between the processor elements depending on clock cycle. Each processor element comprises a layout information memory 11 that stores a layout information indicating signal relating to the layout of the paths, a delay adjusting circuit 12 that adjusts the timing of a layout information indicating signal Pin outputted from the layout information memory 11 at every clock cycle, and a wiring connection circuit 13 that changes a path to at least one of the other processor elements (PE) or function unit(s) (a register file unit 14 and an arithmetic logic unit 15) based on a layout information indicating signal Pout whose timing has been adjusted.Type: GrantFiled: February 13, 2008Date of Patent: July 6, 2010Assignee: NEC Electronics CorporationInventors: Yoshitaka Izawa, Yoshikazu Yabe
-
Patent number: 7746872Abstract: A direction of travel of a packet at a switch in an interconnection fabric that has multiple switches with ports is determined. A next turn pointer in the packet is used to identify turn bits in a routing path. The turn bits are then used to select an exit port as a function of the direction of travel of the packet.Type: GrantFiled: May 21, 2004Date of Patent: June 29, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventor: Hahn Norden
-
Patent number: 7743236Abstract: The present invention provides a reconfigurable processing apparatus enabling clusters to utilize a shared functional unit by using data and a validity signal received from the clusters by way of a network therebetween. In the reconfigurable processing apparatus comprising one or more clusters which are reconfigured based on configuration information, the shared functional unit accepts an input data and an input valid signal from the clusters, the input valid signal starts up the shared functional unit so as to operate the input data received with the input valid signal and output, to the cluster, an output data as the operation result and an output valid signal for notifying of the cluster as an output destination of the aforementioned output data.Type: GrantFiled: October 6, 2005Date of Patent: June 22, 2010Assignee: Fujitsu LimitedInventors: Miyoshi Saito, Hisanori Fujisawa
-
Patent number: 7739481Abstract: A programmable device includes multiple function unit control memories connected to multiple sequencers through an address selection network. Sequencers are dynamically assigned to function unit control memories allowing intermediate level including statement level and control construct level parallelism. A programmable device can be partitioned by reassigning function unit control memories to different sequencers operable to execute Very Long Instruction Word (VLIW) instructions.Type: GrantFiled: September 6, 2007Date of Patent: June 15, 2010Assignee: Altera CorporationInventor: Thomas David VanCourt
-
Patent number: 7739434Abstract: In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest configuration, a perform topology function instruction is executed by a guest processor specifying a topology change of the guest configuration. The topology change preferably changes the polarization of guest CPUs, the polarization related to the amount of a host CPU resource is provided to a guest CPU.Type: GrantFiled: January 11, 2008Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Mark S. Farrell, Charles W. Gainey, Jr., Jeffrey P. Kubala, Donald W. Schmidt
-
Patent number: 7739647Abstract: The present invention provides a configurable domain specific abstract core (DSAC) for implementing applications within any domain. The DSAC comprises at least one function specific abstract module (FSAM) configurable at a plurality of stages for implementing a predetermined function belonging to one or more applications in the domain. The FSAM comprises a function specific abstract logic (FSAL) for implementing functional logic and a micro state engine (MSE) for generating and monitoring one or more control signals, at least one of the control signals being generated by execution of a dynamic script for controlling the FSAL.Type: GrantFiled: June 5, 2007Date of Patent: June 15, 2010Assignee: Infosys Technologies Ltd.Inventors: Guruprasad Ramananda Athani, Ranju Philip Abraham, Shashi Basavappa Chinnikatte
-
Patent number: 7734895Abstract: An integrated circuit includes a plurality of processor core. Processing instructions in the integrated circuit includes: managing a plurality of sets of processor cores, each set including one or more processor cores assigned to a function associated with executing instructions; and reconfiguring the number of processor cores assigned to at least one of the sets during execution based on characteristics associated with executing the instructions.Type: GrantFiled: April 28, 2006Date of Patent: June 8, 2010Assignee: Massachusetts Institute of TechnologyInventors: Anant Agarwal, David Wentzlaff
-
Patent number: 7734896Abstract: A reconfigurable integrated circuit device which converts an arbitrary calculation state dynamically, based on configuration data, includes a plurality of processor elements, each of which has an input terminal, an output terminal, a plurality of arithmetic units which are provided in parallel and each of which performs calculation processing in synchronous with a clock signal, and an intra-processor network which connects them in an arbitrary state; and an inter-processor network which connects between processor elements in an arbitrary state. Based on configuration data, the intra-processor network is reconfigurable to a desired connection state, and further, based on the configuration data, the inter-processor network is reconfigurable to a desired connection state.Type: GrantFiled: March 28, 2006Date of Patent: June 8, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Hiroshi Furukawa
-
Patent number: 7734904Abstract: A system includes plural hardware components having settings that can be changed. In response to changing settings of the plural hardware components, a reset of the system is performed. Changing of the settings is performed during a portion of the boot process that is prior to system memory becoming available.Type: GrantFiled: April 25, 2003Date of Patent: June 8, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventor: Mark A. Piwonka
-
Patent number: 7734894Abstract: An integrated circuit comprises a plurality of tiles. Each tile comprises a processor including a storage module, wherein the processor is configured to process multiple streams of instructions, a switch including switching circuitry to forward data received over data paths from other tiles to the processor and to switches of other tiles, and to forward data received from the processor to switches of other tiles, and coupling circuitry configured to couple data resulting from processing an instruction from at least one of the streams of instructions to the storage module and to the switch.Type: GrantFiled: April 28, 2008Date of Patent: June 8, 2010Assignee: Tilera CorporationInventors: David Wentzlaff, Anant Agarwal
-
Patent number: 7716638Abstract: A machine readable description of a new feature of a processor is provided by a processor vendor. Control code executing on a processor, such as a traditional operating system kernel, a partitioning kernel, or the like can be programmed to receive the description of the feature and to use information provided by the description to detect, enable and manage operation of the new feature.Type: GrantFiled: March 4, 2005Date of Patent: May 11, 2010Assignee: Microsoft CorporationInventor: Andrew J. Thornton
-
Patent number: 7702884Abstract: A semiconductor integrated circuit includes a reconfigurable circuit including a plurality of computing units interconnected in a reconfigurable manner, a processing circuit including at least one of a fixed logic circuit configured to perform predetermined processing and a parameter-defined special-purpose hardware unit configured to change processing specifications according to parameter settings, a network having reconfigurable connections and coupled to the reconfigurable circuit and to the processing circuit, and at least two interfaces each coupled to the network to provide external coupling for the network.Type: GrantFiled: June 8, 2005Date of Patent: April 20, 2010Assignee: Fujitsu LimitedInventors: Katsuhiro Yoda, Iwao Sugiyama
-
Patent number: 7676661Abstract: A fast linked multiprocessor network including a plurality of processing modules implemented on a field programmable gate array and a plurality of configurable uni-directional links coupled among at least two of the plurality processing modules provide a streaming communication channel between at least two of the plurality of processing modules. Such configuration provides a function accelerator that can feed at least one processor with data values using one custom instruction to put data values on at least one uni-directional serial link and that can extract data values from at least one processor using one custom instruction to get data values from the at least one uni-directional serial link.Type: GrantFiled: October 5, 2004Date of Patent: March 9, 2010Assignee: Xilinx, Inc.Inventors: Sundararajarao Mohan, Satish R. Ganesan, Goran Bilski
-
Patent number: 7669035Abstract: A processing system includes a communication bus. a controller, an Input/Output (“I/O”) block, and reconfigurable logic segments (e.g., reconfigurable units). Individually reconfigurable logic segments are part of a single chip. A communication bus is in electrical communication with the logic segments. A first logic segment communicates to a Second logic segment over the communication bus. Reconfiguration can partition a first logic segment into a second and a third logic segment where the smaller logic segments are in electrical communication with the communication bus. Resources are dynamically reallocated when reconfigurable units are either combined or partitioned. More specifically, both partitioning a logic segment and combining two or more logic segments can change the bus width allocated to a reconfigurable unit and the quantity of logic gates in the reconfigured unit. As a result of a reconfiguration, a logic segment's embedded resources can change.Type: GrantFiled: January 21, 2005Date of Patent: February 23, 2010Assignee: The Charles Stark Draper Laboratory, Inc.Inventors: Joshua Young, Dianne J. Turney
-
Patent number: 7667199Abstract: A timing circuit for implementation in a medical imaging system such as a PET scanner, and a method of ascribing times to events in such systems, is disclosed. In one embodiment, the timing circuit includes an n-phase clock having n frequencies of operation, wherein the clock is selectable to provide n-signals that each vary at n frequencies, an n-phase counter including n counter elements coupled to the clock, an n-phase status detection circuit including n status circuits coupled to the n-phase clock, and an n-phase output circuit including n-registers coupled to the n-phase clock and respectively coupled to the n-phase counter and to n-phase status detection circuit, wherein n-registers respectively receive the n-clock signals, the n-count signals, and the n-status signals, respectively, and in response respectively provide n-output signals that collectively form an output signal indicative of a time at which the event detection signal experienced the first status change.Type: GrantFiled: November 22, 2005Date of Patent: February 23, 2010Assignee: General Electric CompanyInventor: Mark David Fries
-
Publication number: 20100042871Abstract: A method and a system is provided for the processing of data or signals with a number of functional units which are each adapted to apply one or several functions to the data or signals, and which are connected with each other via a connection matrix for the exchange of data or signals between the functional units. At least one functional unit of the system is programmable and/or configurable such that it performs a particular function out of a number of different functions. The connection matrix is programmed and/or configured such that the functional units are connected with each other in a particular configuration out of a number of different configurations.Type: ApplicationFiled: May 18, 2009Publication date: February 18, 2010Inventors: Wilhard von Wendorff, Detlev Leisengang
-
Patent number: 7661006Abstract: A computer implemented method, apparatus, and computer program product for managing symmetric multiprocessor interconnects. The process identifies functional communication connections between each processor in a plurality of processors on a multiprocessor to form identified functional communication connections. The process maps every functional communication connection between any two processors in the plurality of processors, based on the identified functional communication connections, to form an interconnect matrix. The process creates a path map using the interconnect matrix. The path map comprises a sequence of communication connections between the plurality of processors. The process initializes the plurality of processors using the path map.Type: GrantFiled: January 9, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Luai A. Abou-Emara, Mark David McLaughlin, Jorge N. Yanez
-
Publication number: 20090327653Abstract: A reconfigurable computing circuit for reducing amount of dummy data to be stored in data registers, which is required when the wiring is shared by the configuration information bus and scan chain. When data is to be stored in data registers and configuration registers constituting the scan chain in reconfig computing block 2010, reg setting data selecting unit 3400 selects either a value stored in reg setting data storage unit 3000 or an initial value output from data reg data generating unit 4000, based on the information stored in reg type managing unit 1100 that indicates the types of registers and the connection order of the registers in the scan chain, and outputs the selected value in sequence to the scan chain under control of scan/reconfig control unit 1000. Each register in the scan chain then shifts data stored therein to the next register in the scan chain in sequence.Type: ApplicationFiled: April 18, 2008Publication date: December 31, 2009Inventors: Masaki MAEDA, Takahiro Ichinomiya
-
Publication number: 20090319754Abstract: A reconfigurable device comprises a plurality of processing elements, a main memory unit that stores plural pieces of circuit configuration information, a cache unit that caches circuit configuration information forwarded to at least one of the processing elements from the main memory unit, and a cache control unit that controls forwarding of circuit configuration information from the cache unit to the processing element. The cache control unit selects circuit configuration information which must be forwarded to each processing element. When the selected circuit configuration information is not stored in the cache unit, the cache control unit reads out the circuit configuration information from the main memory unit, stores the read-out circuit configuration information in the cache unit, and sends forward the circuit configuration information to the processing element from the cache unit.Type: ApplicationFiled: June 17, 2009Publication date: December 24, 2009Applicants: NEC Corporation, NEC Electronics CorporationInventors: Takao TOI, Toru AWASHIMA, Taro FUJII, Toshiro KITAOKA, Koichiro FURUTA, Masato MOTOMURA
-
Patent number: 7627737Abstract: A flexible results pipeline for a processing element of a parallel processor is described. A plurality of result registers are selectively connected to each other, to processing logic of the processing element and to a neighborhood connection register configured to receive data from and send data to other processing elements. The connections between the result registers and between the result registers and the neighborhood connection register are selectively configurable by applied control signals.Type: GrantFiled: May 20, 2003Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventor: Graham Kirsch
-
Patent number: 7620678Abstract: Aspects for reducing the time-to-market concerns for embedded system design are described. The aspects include providing an infrastructure to support a plurality of heterogeneous processing nodes as a reconfigurable network. Further included is utilizing the infrastructure to customize at least one of the heterogeneous processing nodes according to individualized design needs to achieve a desired embedded system signal processing engine.Type: GrantFiled: June 12, 2003Date of Patent: November 17, 2009Assignee: NVIDIA CorporationInventors: Paul L. Master, W. James Scheuermann
-
Publication number: 20090282213Abstract: A basic cell capable of a fixed operating frequency regardless of the configuration information, which is also capable of effectively utilizing the arithmetic logic circuit within the cell in a LSI semiconductor integrated circuit, is capable of dynamic changes in configuration information. The circuit has an input switch ISW connected to multiple data input nodes, an output switch OSW connected to multiple data output nodes, a first data path containing an arithmetic logic circuit ALU and a result storage flip-flop CFF0 between the input switch ISW and output switch OSW. The second data path containing a data transfer flip-flop between an input switch ISW and an output switch OSW, and the result storage flip-flop CFF stores the calculated result data from the arithmetic logic circuit ALU, and the data transfer flip-flop holds data input from any of the multiple data input nodes.Type: ApplicationFiled: July 17, 2009Publication date: November 12, 2009Inventors: Hiroshi TANAKA, Yohei Akita, Tetsuro Honmura, Fumio Arakawa, Takanobu Tsunoda
-
Patent number: 7613899Abstract: A reconfigurable data processing device equipped with a plurality of data processing units controls timing of switching contents of data processing executed by each of the plurality of data processing units for each of a plurality of data processing operations.Type: GrantFiled: February 15, 2006Date of Patent: November 3, 2009Assignee: Canon Kabushiki KaishaInventor: Tsutomu Fukatsu
-
Patent number: 7603540Abstract: A method for dynamically programming Field Programmable Gate Arrays (FPGAs) in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the processor; receiving an instruction from the processor to the coprocessor to perform a function for the application; determining that the FPGA in the coprocessor is not programmed with logic for the function; fetching a configuration bit stream for the function; and programming the FPGA with the configuration bit stream. In this manner, the FPGA are programmable “on the fly”, i.e., dynamically during the execution of an application. The hardware acceleration and resource sharing advantages provided by the FPGA can be utilized more often by the application. Logic flexibility and space savings on the chip comprising the coprocessor and processor are provided as well.Type: GrantFiled: July 2, 2008Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Andreas C. Doering, Silvio Dragone, Andreas Herkersdorf, Richard G. Hofmann, Charles E. Kuhlmann
-
Patent number: 7599489Abstract: Provided is an apparatus and method for accelerating cryptographic hash computations. For example, in a cryptographic hash computation such as SHA-1, multiple execution units in a processor can process loosely coupled data. Specifically, after preprocessing a message with a particular bit length and parsing the padded message into multiple blocks, a first execution unit can begin processing the blocks for a message schedule computation. While the first block is processed, the first execution unit produces a partial result for the computation of the compression function in the second execution unit. By simultaneously processing the blocks on multiple execution units, the cryptographic hash computation performance can improve.Type: GrantFiled: February 19, 2004Date of Patent: October 6, 2009Assignee: Sun Microsystems Inc.Inventor: Lawrence A. Spracklen
-
Publication number: 20090249028Abstract: The present invention relates to a processor that, as its main feature, has an internal raster of ALUs, with the help of which sequential programs are executed. The connections between the ALUs are automatically created at runtime dynamically by means of multiplexers. A central decoding and configuration unit that creates configuration data for the ALU grid from a stream of conventional assembler commands at runtime is responsible for creating the connections. In addition to the ALU grid, a special unit for the execution of memory accesses and another unit for the processing of branch instructions are provided. The novel architecture that is the foundation of the processor makes efficient execution of both control flow- and data flow-oriented tasks possible.Type: ApplicationFiled: June 12, 2007Publication date: October 1, 2009Inventor: Sascha Uhrig
-
Patent number: 7590821Abstract: A digital signal processing integrated circuit contains an array of interconnected and programmed or programmable digital signal processors (10). Configurable multiplexing circuits (12), are placed between IO connections (11a,b) and the IO ports of at least a plurality of the digital signal processors (10). The multiplexing circuits (12) are configured under control of configuration data, so that the multiplexing circuit (12) give the effect of accessing the IO connection only to IO signals from the IO port or ports of one or ones of the respective plurality of digital signal processors (10) that are selected by the configuration data. Preferably, each digital signal processor (10) has its IO part coupled in common to a plurality of the multiplexing circuits (12) separately from the other digital signal processing circuits.Type: GrantFiled: January 31, 2005Date of Patent: September 15, 2009Assignee: NXP B.V.Inventors: Henricus Hubertus Van Den Berg, Harpreet Singh Bhullar, Pieter Voorthuijsen
-
Patent number: 7587613Abstract: A system for selectively enabling a microprocessor-based system is disclosed. State information that describes the operating conditions or circumstances under which a user intends to operate the system is obtained. In the preferred embodiment of the invention, a valid hash value is determined, preferably based on the state information and preferably by locating the valid hash value within a table of valid hash values indexed by the state information. Candidate authorization information is obtained from the user, and a candidate hash value is generated by applying a hashing algorithm to the candidate authorization information, the state information, or a combination of the candidate authorization information and state information. The candidate hash value and the valid hash value are then compared, and the microprocessor-based system is enabled if the candidate hash value matches the valid hash value.Type: GrantFiled: December 20, 2002Date of Patent: September 8, 2009Assignee: Creative Mines LLCInventors: W. Daniel Hillis, Bran Ferren
-
Patent number: RE41293Abstract: Global address and data routers interconnect individual system units each having its own processors, memory, and I/O. A domain filter coupled to the routers dynamically defines groups of system units as domains and clusters of domains which have both software and hardware isolation from each other. Clusters can share dynamically definable ranges of memory with each other. The domain filter has software-loadable registers on the system units and in the global routers to set the parameters of the domains and clusters. The registers label individual inter-system transactions on the routers as invalid for system units not in the same domain or cluster as the originating unit.Type: GrantFiled: August 1, 2001Date of Patent: April 27, 2010Assignee: Sun Microsystems, Inc.Inventors: Daniel P. Drogichen, Andrew J. McCrocklin, Nicholas E. Aneshansley